P. Varma

470 total citations
18 papers, 307 citations indexed

About

P. Varma is a scholar working on Hardware and Architecture, Electrical and Electronic Engineering and Control and Systems Engineering. According to data from OpenAlex, P. Varma has authored 18 papers receiving a total of 307 indexed citations (citations by other indexed papers that have themselves been cited), including 16 papers in Hardware and Architecture, 14 papers in Electrical and Electronic Engineering and 7 papers in Control and Systems Engineering. Recurrent topics in P. Varma's work include VLSI and Analog Circuit Testing (16 papers), Integrated Circuits and Semiconductor Failure Analysis (12 papers) and Engineering and Test Systems (7 papers). P. Varma is often cited by papers focused on VLSI and Analog Circuit Testing (16 papers), Integrated Circuits and Semiconductor Failure Analysis (12 papers) and Engineering and Test Systems (7 papers). P. Varma collaborates with scholars based in United States, United Kingdom and France. P. Varma's co-authors include T. Gheewala, A.P. Ambler, K.D. Baker, K. Baker, R. L. Porter, Y. Tohma, Erik Jan Marinissen, Y. Zorian, Michelle Collins and B. Koenemann and has published in prestigious journals such as IEEE Journal of Solid-State Circuits and The Medical Journal of Australia.

In The Last Decade

P. Varma

14 papers receiving 279 citations

Peers — A (Enhanced Table)

Peers by citation overlap · career bar shows stage (early→late) cites · hero ref

Name h Career Trend Papers Cites
P. Varma United States 7 295 278 53 25 11 18 307
Anuja Sehgal United States 12 285 1.0× 282 1.0× 28 0.5× 30 1.2× 10 0.9× 22 306
Yoshinobu Higami Japan 9 246 0.8× 255 0.9× 34 0.6× 18 0.7× 26 2.4× 93 286
E. Volkerink United States 10 390 1.3× 381 1.4× 70 1.3× 14 0.6× 18 1.6× 12 402
Teresa McLaurin United States 11 275 0.9× 258 0.9× 31 0.6× 32 1.3× 7 0.6× 24 296
G. Hetherington United States 6 451 1.5× 447 1.6× 65 1.2× 20 0.8× 8 0.7× 8 466
B. Pouya United States 8 434 1.5× 429 1.5× 74 1.4× 15 0.6× 6 0.5× 10 439
S.D. Millman United States 9 346 1.2× 341 1.2× 45 0.8× 7 0.3× 14 1.3× 14 356
Rubin Parekhji India 12 293 1.0× 312 1.1× 33 0.6× 29 1.2× 19 1.7× 65 332
D.K. Bhavsar United States 9 252 0.9× 243 0.9× 43 0.8× 47 1.9× 11 1.0× 24 292
Vivek Chickermane United States 15 573 1.9× 597 2.1× 50 0.9× 14 0.6× 19 1.7× 43 623

Countries citing papers authored by P. Varma

Since Specialization
Citations

This map shows the geographic impact of P. Varma's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by P. Varma with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites P. Varma more than expected).

Fields of papers citing papers by P. Varma

Since Specialization
Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by P. Varma. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by P. Varma. The network helps show where P. Varma may publish in the future.

Co-authorship network of co-authors of P. Varma

This figure shows the co-authorship network connecting the top 25 collaborators of P. Varma. A scholar is included among the top collaborators of P. Varma based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with P. Varma. P. Varma is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

18 of 18 papers shown
1.
Varma, P., et al.. (2021). CREDIT CARD FRAUD DETECTION USING RANDOM FOREST ALGORITHM. 5(3). 24–27. 4 indexed citations
2.
Adham, Saman, Michelle Collins, Erik Jan Marinissen, et al.. (2005). Preliminary Outline of the IEEE PI 500 Scalable Architecture for Testing Embedded Cores. 483–488.
3.
Kapur, R., Brion Keller, B. Koenemann, et al.. (2005). P1500-CTL: Towards a Standard Core Test Language. 489–490. 2 indexed citations
4.
Varma, P.. (2004). Design verification problems: test to the rescue?. 1. 1292–1292. 1 indexed citations
5.
Varma, P.. (2003). On test generation for path delay faults in ASICs. 19–24. 11 indexed citations
6.
Varma, P., et al.. (2002). Test compaction in a parallel access scan environment. 300–305. 7 indexed citations
7.
Gheewala, T., et al.. (2002). A unifying methodology for intellectual property and custom logic testing. 639–648. 30 indexed citations
8.
Varma, P.. (2002). System chip test: are we there yet?. 1144–1144. 6 indexed citations
9.
Varma, P.. (2002). Optimizing product profitability-the test way. 922–922.
10.
Varma, P.. (2002). TDRC-a symbolic simulation based design for testability rules checker. 1055–1064. 6 indexed citations
11.
Varma, P. & T. Gheewala. (2002). Delay testing using a matrix of accessible storage elements. 580. 243–252. 3 indexed citations
12.
Varma, P.. (2002). Sequential test generation in massive observability environments. 119–124. 1 indexed citations
13.
Gheewala, T., et al.. (2002). A global BIST methodology. 154–159. 4 indexed citations
14.
Varma, P.. (2002). On path delay testing in a standard scan environment. 164–173. 16 indexed citations
15.
Varma, P., et al.. (2002). A structured test re-use methodology for core-based system chips. 294–302. 181 indexed citations
16.
Varma, P. & Y. Tohma. (1988). A knowledge-based test generator for standard cell and iterative array logic circuits. IEEE Journal of Solid-State Circuits. 23(2). 428–436. 2 indexed citations
17.
Baker, K., et al.. (1987). A fast signature simulation tool for built-in self-testing circuits. 17–25. 6 indexed citations
18.
Varma, P., A.P. Ambler, & K.D. Baker. (1984). An analysis of the economics of self-test. The Medical Journal of Australia. 193(1). 20–30. 27 indexed citations

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact

Rankless by CCL
2026