S. Shoukourian

526 total citations
32 papers, 350 citations indexed

About

S. Shoukourian is a scholar working on Hardware and Architecture, Electrical and Electronic Engineering and Molecular Biology. According to data from OpenAlex, S. Shoukourian has authored 32 papers receiving a total of 350 indexed citations (citations by other indexed papers that have themselves been cited), including 25 papers in Hardware and Architecture, 22 papers in Electrical and Electronic Engineering and 4 papers in Molecular Biology. Recurrent topics in S. Shoukourian's work include VLSI and Analog Circuit Testing (25 papers), Integrated Circuits and Semiconductor Failure Analysis (14 papers) and Radiation Effects in Electronics (11 papers). S. Shoukourian is often cited by papers focused on VLSI and Analog Circuit Testing (25 papers), Integrated Circuits and Semiconductor Failure Analysis (14 papers) and Radiation Effects in Electronics (11 papers). S. Shoukourian collaborates with scholars based in Switzerland, United States and Armenia. S. Shoukourian's co-authors include Y. Zorian, V.A. Vardanian, G. Harutyunyan and Costas Argyrides and has published in prestigious journals such as IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Theoretical Computer Science and Journal of Computer and System Sciences.

In The Last Decade

S. Shoukourian

26 papers receiving 316 citations

Peers — A (Enhanced Table)

Peers by citation overlap · career bar shows stage (early→late) cites · hero ref

Name h Career Trend Papers Cites
S. Shoukourian Switzerland 10 298 289 58 25 23 32 350
Saman Adham Canada 8 277 0.9× 198 0.7× 29 0.5× 27 1.1× 33 1.4× 22 312
T.W. Williams United States 7 294 1.0× 260 0.9× 22 0.4× 14 0.6× 25 1.1× 15 336
D.K. Bhavsar United States 9 243 0.8× 252 0.9× 47 0.8× 10 0.4× 43 1.9× 24 292
E.S. Sogomonyan Germany 9 314 1.1× 254 0.9× 89 1.5× 45 1.8× 8 0.3× 39 362
M.H. Tehranipour United States 8 268 0.9× 265 0.9× 48 0.8× 24 1.0× 42 1.8× 13 302
S. V. Gavrilov Russia 10 250 0.8× 184 0.6× 33 0.6× 12 0.5× 12 0.5× 52 285
Jen-Chieh Yeh Taiwan 11 314 1.1× 365 1.3× 162 2.8× 24 1.0× 39 1.7× 39 430
Kuo-Liang Cheng Taiwan 11 339 1.1× 337 1.2× 67 1.2× 10 0.4× 57 2.5× 23 388
V.V. Saposhnikov Germany 7 141 0.5× 102 0.4× 65 1.1× 71 2.8× 26 1.1× 11 216
Samy Makar United States 10 343 1.2× 310 1.1× 62 1.1× 12 0.5× 25 1.1× 16 380

Countries citing papers authored by S. Shoukourian

Since Specialization
Citations

This map shows the geographic impact of S. Shoukourian's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by S. Shoukourian with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites S. Shoukourian more than expected).

Fields of papers citing papers by S. Shoukourian

Since Specialization
Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by S. Shoukourian. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by S. Shoukourian. The network helps show where S. Shoukourian may publish in the future.

Co-authorship network of co-authors of S. Shoukourian

This figure shows the co-authorship network connecting the top 25 collaborators of S. Shoukourian. A scholar is included among the top collaborators of S. Shoukourian based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with S. Shoukourian. S. Shoukourian is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

20 of 20 papers shown
2.
Shoukourian, S., et al.. (2021). Some Results on Regular Events for Multitape Finite Automata: A Preliminary Report.. 133.
4.
Shoukourian, S., et al.. (2020). Polynomial algorithm for equivalence problem of deterministic multitape finite automata. Theoretical Computer Science. 833. 120–132. 1 indexed citations
5.
Shoukourian, S., et al.. (2018). Advanced ECC-Based FIT Rate Mitigation Technique for Automotive SoCs. 1–6. 1 indexed citations
6.
Harutyunyan, G., et al.. (2018). Memory Physical Aware Multi-Level Fault Diagnosis Flow. IEEE Transactions on Emerging Topics in Computing. 8(3). 700–711. 11 indexed citations
7.
Harutyunyan, G., S. Shoukourian, & Y. Zorian. (2018). Fault Awareness for Memory BIST Architecture Shaped by Multidimensional Prediction Mechanism. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 38(3). 562–575. 10 indexed citations
8.
Harutyunyan, G., et al.. (2017). An efficient testing methodology for embedded flash memories. 1–4. 4 indexed citations
9.
Harutyunyan, G., et al.. (2016). Securing test infrastructure of system-on-chips. 1–4. 4 indexed citations
10.
Harutyunyan, G., et al.. (2015). Overview study on fault modeling and test methodology development for FinFET-based memories. 1–4. 4 indexed citations
11.
Harutyunyan, G., et al.. (2015). A power based memory BIST grouping methodology. 6 indexed citations
12.
Harutyunyan, G., et al.. (2013). Application of defect injection flow for fault validation in memories. 1–4. 2 indexed citations
13.
Harutyunyan, G., S. Shoukourian, V.A. Vardanian, & Y. Zorian. (2013). An effective solution for building memory BIST infrastructure based on fault periodicity. 1–6. 8 indexed citations
14.
Zorian, Y. & S. Shoukourian. (2013). Test solutions for nanoscale Systems-on-Chip: Algorithms, methods and test infrastructure. 1–3. 7 indexed citations
15.
Harutyunyan, G., S. Shoukourian, V.A. Vardanian, & Y. Zorian. (2012). A New Method for March Test Algorithm Generation and Its Application for Fault Detection in RAMs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 31(6). 941–949. 18 indexed citations
16.
Harutyunyan, G., et al.. (2011). Symmetry Measure for Memory Test and Its Application in BIST Optimization. Journal of Electronic Testing. 27(6). 753–766. 8 indexed citations
17.
Harutyunyan, G., et al.. (2011). Generic BIST architecture for testing of content addressable memories. 86–91. 11 indexed citations
18.
Shoukourian, S., et al.. (2009). An approach for formal verification of business processes. Spring Simulation Multiconference. 134.
19.
Shoukourian, S., et al.. (2008). The equivalence problem of multidimensional multitape automata. Journal of Computer and System Sciences. 74(7). 1131–1138. 2 indexed citations
20.
Zorian, Y. & S. Shoukourian. (2003). Embedded-memory test and repair: infrastructure IP for SoC yield. IEEE Design & Test of Computers. 20(3). 58–66. 111 indexed citations

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact

Rankless by CCL
2026