Jen-Chieh Yeh

557 total citations
39 papers, 430 citations indexed

About

Jen-Chieh Yeh is a scholar working on Hardware and Architecture, Electrical and Electronic Engineering and Computer Networks and Communications. According to data from OpenAlex, Jen-Chieh Yeh has authored 39 papers receiving a total of 430 indexed citations (citations by other indexed papers that have themselves been cited), including 35 papers in Hardware and Architecture, 21 papers in Electrical and Electronic Engineering and 18 papers in Computer Networks and Communications. Recurrent topics in Jen-Chieh Yeh's work include VLSI and Analog Circuit Testing (19 papers), Interconnection Networks and Systems (16 papers) and Embedded Systems Design Techniques (16 papers). Jen-Chieh Yeh is often cited by papers focused on VLSI and Analog Circuit Testing (19 papers), Interconnection Networks and Systems (16 papers) and Embedded Systems Design Techniques (16 papers). Jen-Chieh Yeh collaborates with scholars based in Taiwan and United States. Jen-Chieh Yeh's co-authors include Cheng‐Wen Wu, Rei-Fu Huang, Jin-Fu Li, Chih-Tsun Huang, Kuo-Liang Cheng, Yung-Fa Chou, Shi‐Yu Huang, Chi-Feng Wu, Jing-Reng Huang and Shau-Yin Tseng and has published in prestigious journals such as IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, ACM Transactions on Embedded Computing Systems and International Journal of Computational Science and Engineering.

In The Last Decade

Jen-Chieh Yeh

37 papers receiving 413 citations

Peers — A (Enhanced Table)

Peers by citation overlap · career bar shows stage (early→late) cites · hero ref

Name h Career Trend Papers Cites
Jen-Chieh Yeh Taiwan 11 365 314 162 39 24 39 430
V. Degalahal United States 13 441 1.2× 529 1.7× 212 1.3× 10 0.3× 33 1.4× 19 629
Sandeep Koranne United States 8 200 0.5× 200 0.6× 63 0.4× 35 0.9× 8 0.3× 22 259
Kuo-Liang Cheng Taiwan 11 337 0.9× 339 1.1× 67 0.4× 57 1.5× 10 0.4× 23 388
Saman Adham Canada 8 198 0.5× 277 0.9× 29 0.2× 33 0.8× 27 1.1× 22 312
J.–Y. Jou United States 7 273 0.7× 276 0.9× 118 0.7× 25 0.6× 10 0.4× 18 366
Jing-Reng Huang Taiwan 10 273 0.7× 285 0.9× 43 0.3× 42 1.1× 11 0.5× 20 324
Kazutoshi Wakabayashi Japan 10 297 0.8× 220 0.7× 127 0.8× 6 0.2× 19 0.8× 36 373
Wen-Tsong Shiue United States 8 279 0.8× 204 0.6× 150 0.9× 10 0.3× 13 0.5× 27 350
E.S. Sogomonyan Germany 9 254 0.7× 314 1.0× 89 0.5× 8 0.2× 45 1.9× 39 362
Yuejian Wu Canada 10 263 0.7× 289 0.9× 23 0.1× 25 0.6× 17 0.7× 28 318

Countries citing papers authored by Jen-Chieh Yeh

Since Specialization
Citations

This map shows the geographic impact of Jen-Chieh Yeh's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Jen-Chieh Yeh with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Jen-Chieh Yeh more than expected).

Fields of papers citing papers by Jen-Chieh Yeh

Since Specialization
Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Jen-Chieh Yeh. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Jen-Chieh Yeh. The network helps show where Jen-Chieh Yeh may publish in the future.

Co-authorship network of co-authors of Jen-Chieh Yeh

This figure shows the co-authorship network connecting the top 25 collaborators of Jen-Chieh Yeh. A scholar is included among the top collaborators of Jen-Chieh Yeh based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with Jen-Chieh Yeh. Jen-Chieh Yeh is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

20 of 20 papers shown
2.
Huang, Shi‐Yu, et al.. (2011). PowerDepot. 47–52. 18 indexed citations
3.
Zhang, Tao, Shau-Yin Tseng, Yi‐Ta Wu, et al.. (2011). Leveraging on-chip DRAM stacking in an embedded 3D multi-core DSP system. Rare & Special e-Zone (The Hong Kong University of Science and Technology). 1–4. 3 indexed citations
4.
Lin, Chi‐Hung, et al.. (2011). System-level design exploration for 3-D stacked memory architectures. 389–390. 1 indexed citations
5.
Yeh, Jen-Chieh, et al.. (2011). System power analysis with DVFS on ESL virtual platform. 93–98. 5 indexed citations
6.
Yeh, Jen-Chieh, et al.. (2010). An accurate system architecture refinement methodology with mixed abstraction-level virtual platform. Design, Automation, and Test in Europe. 568–573. 6 indexed citations
7.
Yeh, Jen-Chieh, et al.. (2010). PAC duo system power estimation at ESL. Asia and South Pacific Design Automation Conference. 815–820. 4 indexed citations
8.
Chang, Chin-Yao, et al.. (2010). Design of on-chip bus with OCP interface. 211–214. 3 indexed citations
9.
Yeh, Jen-Chieh, et al.. (2009). System Performance Analyses on PAC Duo ESL Virtual Platform. 406–409. 10 indexed citations
10.
Yeh, Jen-Chieh, et al.. (2009). Memory-aware power modeling for PAC DSP core. 319–324. 8 indexed citations
11.
Yeh, Jen-Chieh, Kuo-Liang Cheng, Yung-Fa Chou, & Cheng‐Wen Wu. (2007). Flash Memory Testing and Built-In Self-Diagnosis With March-Like Test Algorithms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 26(6). 1101–1113. 33 indexed citations
12.
Huang, Rei-Fu, Jen-Chieh Yeh, Jin-Fu Li, & Cheng‐Wen Wu. (2007). Raisin: Redundancy Analysis Algorithm Simulation. IEEE Design & Test of Computers. 24(4). 386–396. 25 indexed citations
13.
Yeh, Jen-Chieh, et al.. (2006). Fault-Pattern Oriented Defect Diagnosis for Flash Memory. 21. 3–8. 3 indexed citations
14.
Chen, Po‐Yuan, et al.. (2006). An Enhanced EDAC Methodology for Low Power PSRAM. 2. 1–10. 6 indexed citations
15.
Huang, Chih-Tsun, et al.. (2005). On Test and Diagnostics of Flash Memories. 260–265. 5 indexed citations
16.
Yeh, Jen-Chieh, et al.. (2005). Flash Memory Built-In Self-Diagnosis with Test Mode Control. 15–20. 7 indexed citations
17.
Huang, Rei-Fu, Jin-Fu Li, Jen-Chieh Yeh, & Cheng‐Wen Wu. (2003). A simulator for evaluating redundancy analysis algorithms of repairable embedded memories. 262–267. 37 indexed citations
18.
Yeh, Jen-Chieh, et al.. (2003). Diagonal test and diagnostic schemes for flash memories. 37–46. 24 indexed citations
19.
Cheng, Kuo-Liang, et al.. (2003). RAMSES-FT: a fault simulator for flash memory testing and diagnostics. 281–286. 34 indexed citations
20.
Cheng, Kuo-Liang, et al.. (2002). Automatic generation of memory built-in self-test cores for system-on-chip. 91–96. 17 indexed citations

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact

Rankless by CCL
2026