Xianlong Hong

3.0k total citations
250 papers, 2.2k citations indexed

About

Xianlong Hong is a scholar working on Electrical and Electronic Engineering, Hardware and Architecture and Computer Networks and Communications. According to data from OpenAlex, Xianlong Hong has authored 250 papers receiving a total of 2.2k indexed citations (citations by other indexed papers that have themselves been cited), including 244 papers in Electrical and Electronic Engineering, 129 papers in Hardware and Architecture and 66 papers in Computer Networks and Communications. Recurrent topics in Xianlong Hong's work include VLSI and FPGA Design Techniques (209 papers), Low-power high-performance VLSI design (118 papers) and VLSI and Analog Circuit Testing (98 papers). Xianlong Hong is often cited by papers focused on VLSI and FPGA Design Techniques (209 papers), Low-power high-performance VLSI design (118 papers) and VLSI and Analog Circuit Testing (98 papers). Xianlong Hong collaborates with scholars based in China, United States and Hong Kong. Xianlong Hong's co-authors include Yici Cai, Sheqin Dong, Jun Gu, Qiang Zhou, Chung‐Kuan Cheng, Yici Cai, Yuchun Ma, Sheldon X.-D. Tan, Jing Tong and E.S. Kuh and has published in prestigious journals such as IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Circuits and Systems I Regular Papers and IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

In The Last Decade

Xianlong Hong

232 papers receiving 2.1k citations

Peers — A (Enhanced Table)

Peers by citation overlap · career bar shows stage (early→late) cites · hero ref

Name h Career Trend Papers Cites
Xianlong Hong China 23 2.1k 1.0k 480 99 93 250 2.2k
Yici Cai China 20 1.5k 0.7× 826 0.8× 196 0.4× 133 1.3× 67 0.7× 220 1.7k
W. Maly United States 34 3.7k 1.8× 3.1k 3.0× 210 0.4× 55 0.6× 409 4.4× 181 4.1k
K. Antreich Germany 20 1.4k 0.7× 1.1k 1.1× 75 0.2× 233 2.4× 55 0.6× 45 1.6k
Kanak Agarwal United States 26 1.8k 0.9× 803 0.8× 800 1.7× 27 0.3× 28 0.3× 101 2.5k
Sivakumar Velusamy United States 8 1.6k 0.8× 1.5k 1.5× 753 1.6× 29 0.3× 13 0.1× 9 2.2k
I.N. Hajj United States 23 1.7k 0.8× 1.2k 1.2× 343 0.7× 243 2.5× 12 0.1× 122 2.0k
Linda Milor United States 19 1.7k 0.8× 1.0k 1.0× 61 0.1× 26 0.3× 73 0.8× 156 1.8k
Naveed A. Sherwani United States 14 1.0k 0.5× 671 0.7× 429 0.9× 221 2.2× 88 0.9× 64 1.3k
Fernanda Lima Kastensmidt Brazil 29 2.6k 1.3× 2.0k 1.9× 805 1.7× 36 0.4× 11 0.1× 231 2.9k
Frank Hannig Germany 16 333 0.2× 807 0.8× 532 1.1× 43 0.4× 9 0.1× 162 1.2k

Countries citing papers authored by Xianlong Hong

Since Specialization
Citations

This map shows the geographic impact of Xianlong Hong's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Xianlong Hong with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Xianlong Hong more than expected).

Fields of papers citing papers by Xianlong Hong

Since Specialization
Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Xianlong Hong. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Xianlong Hong. The network helps show where Xianlong Hong may publish in the future.

Co-authorship network of co-authors of Xianlong Hong

This figure shows the co-authorship network connecting the top 25 collaborators of Xianlong Hong. A scholar is included among the top collaborators of Xianlong Hong based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with Xianlong Hong. Xianlong Hong is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

20 of 20 papers shown
1.
Li, Li, et al.. (2010). PS-FPG: pattern selection based co-design of floorplan and power/ground network with wiring resource optimization. Asia and South Pacific Design Automation Conference. 769–774.
2.
Liu, Shenghua, Yuchun Ma, Xianlong Hong, & Yu Wang. (2010). Simultaneous slack budgeting and retiming for synchronous circuits optimization. Asia and South Pacific Design Automation Conference. 49–54. 2 indexed citations
3.
Wang, Xiaoyi, et al.. (2009). An efficient decoupling capacitance optimization using piecewise polynomial models. Design, Automation, and Test in Europe. 1190–1195. 2 indexed citations
4.
Li, Xin, Yuchun Ma, & Xianlong Hong. (2009). A novel thermal optimization flow using incremental floorplanning for 3D ICs. Asia and South Pacific Design Automation Conference. 347–352. 21 indexed citations
5.
Tan, Sheldon X.-D., et al.. (2009). Statistical modeling and analysis of chip-level leakage power by spectral stochastic method. Asia and South Pacific Design Automation Conference. 161–166. 11 indexed citations
6.
Ma, Yuchun, Xin Li, Yu Wang, & Xianlong Hong. (2009). Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation. IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences. E92-A(12). 2979–2989. 2 indexed citations
7.
Wang, Xiaoyi, et al.. (2008). Heuristic power/ground network and floorplan co-design method. Asia and South Pacific Design Automation Conference. 617–622. 4 indexed citations
8.
Li, Shuai, et al.. (2008). Vertical via design techniques for multi-layered P/G networks. Asia and South Pacific Design Automation Conference. 623–628. 2 indexed citations
9.
Cai, Yici, Qiang Zhou, Xianlong Hong, Rui Shi, & Yang Wang. (2008). Application of optical proximity correction technology. Science in China Series F Information Sciences. 51(2). 213–224. 6 indexed citations
10.
Fan, Jeffrey, et al.. (2007). Statistical model order reduction for interconnect circuits considering spatial correlations. Design, Automation, and Test in Europe. 1508–1513. 6 indexed citations
11.
Mi, Ning, et al.. (2007). Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks. Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design. 48–53. 7 indexed citations
12.
Tan, Sheldon X.-D., et al.. (2004). Partial random walks for transient analysis of large power distribution networks. IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences. 87(12). 3265–3272. 4 indexed citations
13.
Luo, Zuying, et al.. (2004). A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery. Asia and South Pacific Design Automation Conference. 505–510. 25 indexed citations
14.
Dong, Sheqin, et al.. (2003). Deterministic VLSI block placement algorithm using Less Flexibility First principle. Journal of Computer Science and Technology. 18(6). 739–746. 2 indexed citations
15.
Hong, Xianlong, et al.. (2003). CNB: A critical-network-based timing optimization method for standard cell global routing. Journal of Computer Science and Technology. 18(6). 732–738. 2 indexed citations
16.
Hong, Xianlong, et al.. (2002). An Efficient Hierarchical Timing-Driven Steiner Tree Algorithm for Global Routing. Asia and South Pacific Design Automation Conference. 473–478. 6 indexed citations
17.
Ma, Yuchun, Xianlong Hong, Sheqin Dong, et al.. (2002). Stairway Compaction using Corner Block List and Its Applications with Rectilinear Blocks. Asia and South Pacific Design Automation Conference. 387–392. 3 indexed citations
18.
Dong, Sheqin, et al.. (2002). An optimum placement search algorithm based on extended Corner Block List. Journal of Computer Science and Technology. 17(6). 699–707. 7 indexed citations
19.
Hong, Xianlong, et al.. (2001). Area minimization of power distribution network using efficient nonlinear programming techniques. International Conference on Computer Aided Design. 153–157. 42 indexed citations
20.
Hong, Xianlong, et al.. (2000). Corner block list: an effective and efficient topological representation of non-slicing floorplan. International Conference on Computer Aided Design. 8–12. 223 indexed citations

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact

Rankless by CCL
2026