Hideho Arakida

754 total citations
18 papers, 485 citations indexed

About

Hideho Arakida is a scholar working on Signal Processing, Electrical and Electronic Engineering and Computer Networks and Communications. According to data from OpenAlex, Hideho Arakida has authored 18 papers receiving a total of 485 indexed citations (citations by other indexed papers that have themselves been cited), including 8 papers in Signal Processing, 8 papers in Electrical and Electronic Engineering and 7 papers in Computer Networks and Communications. Recurrent topics in Hideho Arakida's work include Video Coding and Compression Technologies (8 papers), Interconnection Networks and Systems (7 papers) and Parallel Computing and Optimization Techniques (6 papers). Hideho Arakida is often cited by papers focused on Video Coding and Compression Technologies (8 papers), Interconnection Networks and Systems (7 papers) and Parallel Computing and Optimization Techniques (6 papers). Hideho Arakida collaborates with scholars based in Japan, United States and South Korea. Hideho Arakida's co-authors include Masafumi Takahashi, T. Terazawa, Tadahiro Kuroda, Alex Solomatnikov, Mark Horowitz, M. Hamada, Jacob Leverich, Amin Firoozshahian, M. Kanazawa and Kimiyoshi Usami and has published in prestigious journals such as IEEE Journal of Solid-State Circuits, ACM Transactions on Architecture and Code Optimization and Design, Automation, and Test in Europe.

In The Last Decade

Hideho Arakida

18 papers receiving 449 citations

Peers

Countries citing papers authored by Hideho Arakida

Since Specialization

Citations

This map shows the geographic impact of Hideho Arakida's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Hideho Arakida with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Hideho Arakida more than expected).

Fields of papers citing papers by Hideho Arakida

Since Specialization

Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Hideho Arakida. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Hideho Arakida. The network helps show where Hideho Arakida may publish in the future.

Co-authorship network of co-authors of Hideho Arakida

This figure shows the co-authorship network connecting the top 25 collaborators of Hideho Arakida. A scholar is included among the top collaborators of Hideho Arakida based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with Hideho Arakida. Hideho Arakida is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

Sort: Min cites: Since: Top N: Style:

18 of 18 papers shown

#	Work	Indexed citations
1	Visconti2 - a heterogeneous multi-core SoC for image-recognition applications 2012 ·(unknown), Hideho Arakida, (unknown), (unknown), (unknown), (unknown)	2
2	A 222mW H.264 Full-HD decoding application processor with x512b stacked DRAM in 40nm 2010 ·(unknown), Makoto Takahashi, (unknown), Hiroyuki Hara, Hideho Arakida, (unknown), (unknown), (unknown), Manabu Watanabe, (unknown), Yasuo Ohara, Takashi Miyamori, Mototsugu Hamada, Masafumi Takahashi, Y. Oowaki	12
3	A 40 nm 222 mW H.264 Full-HD Decoding, 25 Power Domains, 14-Core Application Processor With x512b Stacked DRAM 2010 ·IEEE Journal of Solid-State Circuits ·(unknown), Makoto Takahashi, (unknown), M. Fukuda, (unknown), Hiroyuki Hara, Hideho Arakida, (unknown), (unknown), (unknown), Manabu Watanabe, (unknown), (unknown), Yasuo Ohara, Takashi Miyamori, Mototsugu Hamada, Masafumi Takahashi, Y. Oowaki	21
4	Design and implementation of scalable, transparent threads for multi-core media processor 2009 ·Design, Automation, and Test in Europe ·(unknown), (unknown), (unknown), (unknown), (unknown), (unknown), Tatsuya Mori, (unknown), Hideho Arakida, (unknown), (unknown), (unknown), (unknown)	4
5	Design and implementation of scalable, transparent threads for multi-core media processor 2009 ·(unknown), Shinya Sasaki, (unknown), (unknown), (unknown), Kenji Kitayama, Tatsuya Mori, (unknown), Hideho Arakida, (unknown), (unknown), Yoshiyuki Tsuboi, (unknown)	2
6	A Power, Performance Scalable Eight-Cores Media Processor for Mobile Multimedia Applications 2009 ·IEEE Journal of Solid-State Circuits ·Tatsuya Mori, (unknown), (unknown), T. Terazawa, (unknown), (unknown), (unknown), (unknown), Kumiko Morita, Hideho Arakida, Takashi Miura, (unknown), (unknown), (unknown)	17
7	A power, performance scalable eight-cores media processor for mobile multimedia applications 2008 ·(unknown), (unknown), T. Terazawa, (unknown), (unknown), Kumiko Morita, Hideho Arakida, Takashi Miura, (unknown), (unknown), (unknown), (unknown)	2
8	Comparative evaluation of memory models for chip multiprocessors 2008 ·ACM Transactions on Architecture and Code Optimization ·Jacob Leverich, Hideho Arakida, Alex Solomatnikov, Amin Firoozshahian, Mark Horowitz, Christos Kozyrakis	6
9	Comparing memory systems for chip multiprocessors 2007 ·ACM SIGARCH Computer Architecture News ·Jacob Leverich, Hideho Arakida, Alex Solomatnikov, Amin Firoozshahian, Mark Horowitz, Christos Kozyrakis	19
10	Comparing memory systems for chip multiprocessors 2007 ·Jacob Leverich, Hideho Arakida, Alex Solomatnikov, Amin Firoozshahian, Mark Horowitz, Christos Kozyrakis	73
11	A 160 mW, 80 nA standby, MPEG-4 audiovisual LSI with 16 Mb embedded DRAM and a 5 GOPS adaptive post filter 2003 ·Hideho Arakida, Masafumi Takahashi, Yoshiyuki Tsuboi, Takafumi Nishikawa, Hideki Yamamoto, (unknown), (unknown), Yoshihiro Ueda, Manabu Watanabe, Takeshi Fujita, T. Terazawa, Kenji Ohmori, (unknown), Hiroki Nakamura, Eiji Watanabe, (unknown), (unknown), T. Furuyama	32
12	A 60 MHz 240 mW MPEG-4 video-phone LSI with 16 Mb embedded DRAM 2002 ·Takafumi Nishikawa, Masafumi Takahashi, M. Hamada, T. Takayanagi, Hideho Arakida, Nobuya Machida, (unknown), (unknown), (unknown), (unknown), (unknown), (unknown), T. Terazawa, Kenji Ohmori, (unknown), Yoshinori Watanabe, Hiroki Nakamura, (unknown), Tadahiro Kuroda, T. Furuyama	25
13	A 60 mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme 2002 ·Masafumi Takahashi, M. Hamada, (unknown), Hideho Arakida, (unknown), Takeshi Fujita, F. Hatori, S. Mita, Kojiro Suzuki, A. Chiba, T. Terazawa, Fumihiko Sano, Yoshinori Watanabe, H.S. Momose, (unknown), M. Igarashi, (unknown), M. Kanazawa, (unknown), T. Furuyama	8
14	A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme 2002 ·M. Hamada, Masafumi Takahashi, Hideho Arakida, A. Chiba, T. Terazawa, Takashi Ishikawa, M. Kanazawa, M. Igarashi, Kimiyoshi Usami, Tadahiro Kuroda	67
15	A scalable MPEG-4 video codec architecture for IMT-2000 multimedia applications 2002 ·Masafumi Takahashi, Takafumi Nishikawa, Hideho Arakida, Nobuya Machida, Hideki Yamamoto, (unknown), (unknown), (unknown), (unknown), (unknown), T. Terazawa, Kenji Ohmori, (unknown), Yoshinori Watanabe, Hiroki Nakamura, (unknown), T. Furuyama	6
16	A 60-MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM 2000 ·IEEE Journal of Solid-State Circuits ·Masafumi Takahashi, (unknown), M. Hamada, T. Takayanagi, Hideho Arakida, Nobuya Machida, Hideki Yamamoto, (unknown), Yoko Ohashi, (unknown), (unknown), (unknown), T. Terazawa, Kenji Ohmori, Yoshinori Watanabe, Hiroki Nakamura, (unknown), Tadahiro Kuroda, T. Furuyama	68
17	Design methodology of ultra low-power MPEG4 codec core exploiting voltage scaling techniques 1998 ·Kimiyoshi Usami, M. Igarashi, Takashi Ishikawa, M. Kanazawa, Masafumi Takahashi, Mototsugu Hamada, Hideho Arakida, T. Terazawa, Tadahiro Kuroda	39
18	A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme 1998 ·IEEE Journal of Solid-State Circuits ·Masafumi Takahashi, M. Hamada, Takafumi Nishikawa, Hideho Arakida, Takeshi Fujita, F. Hatori, S. Mita, K. Suzuki, A. Chiba, T. Terazawa, Fumihiko Sano, Yoshihiro Watanabe, Kimiyoshi Usami, M. Igarashi, Takashi Ishikawa, M. Kanazawa, Tadahiro Kuroda, T. Furuyama	82

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact