Brucek Khailany

7.2k total citations · 3 hit papers
81 papers, 4.6k citations indexed

About

Brucek Khailany is a scholar working on Hardware and Architecture, Electrical and Electronic Engineering and Computer Networks and Communications. According to data from OpenAlex, Brucek Khailany has authored 81 papers receiving a total of 4.6k indexed citations (citations by other indexed papers that have themselves been cited), including 55 papers in Hardware and Architecture, 47 papers in Electrical and Electronic Engineering and 27 papers in Computer Networks and Communications. Recurrent topics in Brucek Khailany's work include Parallel Computing and Optimization Techniques (32 papers), VLSI and FPGA Design Techniques (19 papers) and VLSI and Analog Circuit Testing (18 papers). Brucek Khailany is often cited by papers focused on Parallel Computing and Optimization Techniques (32 papers), VLSI and FPGA Design Techniques (19 papers) and VLSI and Analog Circuit Testing (18 papers). Brucek Khailany collaborates with scholars based in United States, United Kingdom and China. Brucek Khailany's co-authors include William J. Dally, Rangharajan Venkatesan, Ujval J. Kapasi, Joel Emer, Stephen W. Keckler, Scott Rixner, John D. Owens, Haoxing Ren, Angshuman Parashar and Anurag Mukkara and has published in prestigious journals such as Communications of the ACM, IEEE Journal of Solid-State Circuits and Computer.

In The Last Decade

Brucek Khailany

77 papers receiving 4.4k citations

Hit Papers

align trajectories

What are hit papers?

Hit papers significantly outperform the citation benchmark for their cohort. A paper qualifies if it has ≥500 total citations, achieves ≥1.5× the top-1% citation threshold for papers in the same subfield and year (this is the minimum needed to enter the top 1%, not the average within it), or reaches the top citation threshold in at least one of its specific research topics.

SCNN

2017 584 citations Angshuman Parashar, Minsoo Rhu et al. profile →
GPUs and the Future of Parallel Computing

2011 486 citations Stephen W. Keckler, William J. Dally et al. profile →
Timeloop: A Systematic Approach to DNN Accelerator Evaluation

2019 344 citations Angshuman Parashar, Anurag Mukkara et al. profile →

Peers

Countries citing papers authored by Brucek Khailany

Since Specialization

Citations

This map shows the geographic impact of Brucek Khailany's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Brucek Khailany with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Brucek Khailany more than expected).

Fields of papers citing papers by Brucek Khailany

Since Specialization

Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Brucek Khailany. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Brucek Khailany. The network helps show where Brucek Khailany may publish in the future.

Co-authorship network of co-authors of Brucek Khailany

This figure shows the co-authorship network connecting the top 25 collaborators of Brucek Khailany. A scholar is included among the top collaborators of Brucek Khailany based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with Brucek Khailany. Brucek Khailany is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

Sort: Min cites: Since: Top N: Style:

20 of 20 papers shown

#	Work	Indexed citations
1	Augmenting Simulated Noisy Quantum Data Collection by Orders of Magnitude Using Pre-Trajectory Sampling with Batched Execution 2025 ·Taylor L. Patti, Thien Nguyen, (unknown), Alex McCaskey, Brucek Khailany	0
2	Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation 2025 ·ACM Transactions on Design Automation of Electronic Systems ·Nathaniel Pinckney, Christopher Batten, (unknown), Haoxing Ren, Brucek Khailany	2
3	GPU-accelerated Effective Hamiltonian Calculator 2025 ·Quantum ·(unknown), Taylor L. Patti, Brucek Khailany, Andrew N. Jordan, Anima Anandkumar	0
4	PyHDL-Eval: An LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs 2024 ·Christopher Batten, Nathaniel Pinckney, (unknown), Haoxing Ren, Brucek Khailany	3
5	PyHDL-Eval: An LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs 2024 ·Christopher Batten, Nathaniel Pinckney, (unknown), Haoxing Ren, Brucek Khailany	1
6	GenFuzz: GPU-accelerated Hardware Fuzzing using Genetic Algorithm with Multiple Inputs 2023 ·Dian-Lun Lin, Yanqing Zhang, Haoxing Ren, Brucek Khailany, (unknown), Tsung‐Wei Huang	27
7	Efficient Transformer Inference with Statically Structured Sparse Attention 2023 ·Steve Dai, (unknown), Rangharajan Venkatesan, Brucek Khailany	4
8	A 17–95.6 TOPS/W Deep Learning Inference Accelerator with Per-Vector Scaled 4-bit Quantization for Transformers in 5nm 2022 ·2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) ·Ben Keller, Rangharajan Venkatesan, Steve Dai, Stephen G. Tell, Brian Zimmer, William J. Dally, C. Thomas Gray, Brucek Khailany	27
9	From RTL to CUDA: A GPU Acceleration Flow for RTL Simulation with Batch Stimulus 2022 ·Dian-Lun Lin, Haoxing Ren, Yanqing Zhang, Brucek Khailany, Tsung‐Wei Huang	30
10	Generative self-supervised learning for gate sizing 2022 ·Proceedings of the 59th ACM/IEEE Design Automation Conference ·R. Nath, (unknown), (unknown), Tian Yang, Brucek Khailany, Haoxing Ren	4
11	3.2 The A100 Datacenter GPU and Ampere Architecture 2021 ·(unknown), Edward A. Lee, Ronny Krashinsky, (unknown), Brucek Khailany	39
12	Parasitic-Aware Analog Circuit Sizing with Graph Neural Networks and Bayesian Optimization 2021 ·Mingjie Liu, Walker J. Turner, (unknown), Brucek Khailany, David Z. Pan, Haoxing Ren	28
13	2021 ICCAD CAD Contest Problem C: GPU Accelerated Logic Rewriting 2021 ·Ghasem Pasandi, (unknown), David L. Brown, Yanqing Zhang, Haoxing Ren, Brucek Khailany	6
14	Opportunities for RTL and Gate Level Simulation using GPUs (Invited Talk) 2020 ·International Conference on Computer Aided Design ·Yanqing Zhang, Haoxing Ren, Brucek Khailany	3
15	GRANNITE: Graph Neural Network Inference for Transferable Power Estimation 2020 ·Yanqing Zhang, Haoxing Ren, Brucek Khailany	66
16	FIST: A Feature-Importance Sampling and Tree-Based Method for Automatic Design Flow Parameter Tuning 2020 ·arXiv (Cornell University) ·Zhiyao Xie, (unknown), (unknown), Haoxing Ren, Yanqing Zhang, Brucek Khailany, Shao‐Yun Fang, Jiang Hu, Yiran Chen, (unknown)	32
17	Problem C 2020 ·Yanqing Zhang, Haoxing Ren, Ben Keller, Brucek Khailany	5
18	SCNN 2017 ·ACM SIGARCH Computer Architecture News ·Angshuman Parashar, Minsoo Rhu, Anurag Mukkara, Antonio Puglielli, Rangharajan Venkatesan, Brucek Khailany, Joel Emer, Stephen W. Keckler, William J. Dally	276
19	The Imagine Stream Processor 2003 ·Ujval J. Kapasi, William J. Dally, Scott Rixner, John D. Owens, Brucek Khailany	141
20	Efficient conditional operations for data-parallel architectures 2002 ·Ujval J. Kapasi, William J. Dally, Scott Rixner, Peter Mattson, John D. Owens, Brucek Khailany	12

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact