Martin Saint-Laurent

451 total citations
20 papers, 331 citations indexed

About

Martin Saint-Laurent is a scholar working on Electrical and Electronic Engineering, Hardware and Architecture and Computer Networks and Communications. According to data from OpenAlex, Martin Saint-Laurent has authored 20 papers receiving a total of 331 indexed citations (citations by other indexed papers that have themselves been cited), including 20 papers in Electrical and Electronic Engineering, 9 papers in Hardware and Architecture and 4 papers in Computer Networks and Communications. Recurrent topics in Martin Saint-Laurent's work include Low-power high-performance VLSI design (16 papers), Advancements in PLL and VCO Technologies (6 papers) and VLSI and FPGA Design Techniques (4 papers). Martin Saint-Laurent is often cited by papers focused on Low-power high-performance VLSI design (16 papers), Advancements in PLL and VCO Technologies (6 papers) and VLSI and FPGA Design Techniques (4 papers). Martin Saint-Laurent collaborates with scholars based in United States, United Kingdom and Canada. Martin Saint-Laurent's co-authors include Madhavan Swaminathan, Baker Mohammad, Jacob A. Abraham, Paul Bassett, Animesh Datta, Ted H. Szymanski, J.D. Meindl, M. Pedrali-Noy, Yuhe Wang and D. Q. Bui and has published in prestigious journals such as IEEE Journal of Solid-State Circuits, IEEE Transactions on Advanced Packaging and Applied Optics.

In The Last Decade

Martin Saint-Laurent

20 papers receiving 315 citations

Peers — A (Enhanced Table)

Peers by citation overlap · career bar shows stage (early→late) cites · hero ref

Name	h						Papers	Cites
Martin Saint-Laurent United States	9	316	99	96	55	5	20	331
K.L. Wong United States	8	532 1.7×	110 1.1×	224 2.3×	35 0.6×	6 1.2×	14	545
K. Koyama Japan	9	257 0.8×	83 0.8×	52 0.5×	32 0.6×	8 1.6×	27	270
Young-Chul Cho South Korea	7	130 0.4×	68 0.7×	77 0.8×	59 1.1×	5 1.0×	23	198
Ravi Kollipara United States	9	427 1.4×	80 0.8×	93 1.0×	42 0.8×	5 1.0×	20	432
H.S. Deogun United States	8	351 1.1×	201 2.0×	42 0.4×	72 1.3×	5 1.0×	11	379
Louis P. Alarcón Philippines	6	356 1.1×	110 1.1×	113 1.2×	39 0.7×	8 1.6×	39	380
D.H. Allen United States	6	335 1.1×	176 1.8×	30 0.3×	89 1.6×	8 1.6×	9	368
Blaine Stackhouse United States	8	309 1.0×	215 2.2×	36 0.4×	109 2.0×	8 1.6×	13	372
Simone Erba Italy	8	303 1.0×	43 0.4×	63 0.7×	19 0.3×	8 1.6×	18	310
A. Ho United States	7	415 1.3×	81 0.8×	111 1.2×	41 0.7×	4 0.8×	8	422

Countries citing papers authored by Martin Saint-Laurent

Since Specialization

Citations

This map shows the geographic impact of Martin Saint-Laurent's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Martin Saint-Laurent with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Martin Saint-Laurent more than expected).

Fields of papers citing papers by Martin Saint-Laurent

Since Specialization

Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Martin Saint-Laurent. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Martin Saint-Laurent. The network helps show where Martin Saint-Laurent may publish in the future.

Co-authorship network of co-authors of Martin Saint-Laurent

This figure shows the co-authorship network connecting the top 25 collaborators of Martin Saint-Laurent. A scholar is included among the top collaborators of Martin Saint-Laurent based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with Martin Saint-Laurent. Martin Saint-Laurent is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

Sort: Min cites: Since: Top N: Style:

20 of 20 papers shown

Mojumder, Niladri Narayan, K. Rim, Jun Xu, et al.. (2015). Transistor-interconnect mobile system-on-chip co-design method for holistic battery energy minimization. T84–T85. 3 indexed citations

Saint-Laurent, Martin, et al.. (2015). Power-aware multi-voltage custom memory models for enhancing RTL and low power verification. 24–31. 1 indexed citations

Saint-Laurent, Martin, Paul Bassett, Ken Lin, et al.. (2014). 10.1 A 28nm DSP powered by an on-chip LDO for high-performance and energy-efficient mobile applications. 176–177. 8 indexed citations

Saint-Laurent, Martin, et al.. (2014). A 28 nm DSP Powered by an On-Chip LDO for High-Performance and Energy-Efficient Mobile Applications. IEEE Journal of Solid-State Circuits. 50(1). 81–91. 21 indexed citations

Saint-Laurent, Martin, et al.. (2012). Energy efficient design techniques for a digital signal processor. 1–4. 3 indexed citations

Saint-Laurent, Martin & Animesh Datta. (2010). A low-power clock gating cell optimized for low-voltage operation in a 45-nm technology. 159–164. 9 indexed citations

Mohammad, Baker, Martin Saint-Laurent, Paul Bassett, & Jacob A. Abraham. (2008). Cache Design for Low Power and High Yield. 103–107. 26 indexed citations

Saint-Laurent, Martin, et al.. (2007). A 65-nm pulsed latch with a single clocked transistor. 347–350. 4 indexed citations

Saint-Laurent, Martin & Madhavan Swaminathan. (2004). A model for power-supply noise injection in long interconnects. 113–115. 2 indexed citations

10.

Saint-Laurent, Martin & Madhavan Swaminathan. (2004). Impact of Power-Supply Noise on Timing in High-Frequency Microprocessors. IEEE Transactions on Advanced Packaging. 27(1). 135–144. 129 indexed citations

11.

Saint-Laurent, Martin, et al.. (2003). Optimal sequencing energy allocation for CMOS integrated systems. 194–199. 1 indexed citations

12.

Saint-Laurent, Martin & Madhavan Swaminathan. (2002). A multi-PLL clock distribution architecture for gigascale integration. 30–35. 20 indexed citations

13.

Saint-Laurent, Martin, Madhavan Swaminathan, & J.D. Meindl. (2002). On the micro-architectural impact of clock distribution using multiple PLLs. 214–220. 9 indexed citations

14.

Saint-Laurent, Martin & Madhavan Swaminathan. (2002). Impact of interconnects on the optimal power-performance tradeoff for clock distribution in microprocessors. 311–314. 1 indexed citations

15.

Saint-Laurent, Martin, Payman Zarkesh-Ha, Madhavan Swaminathan, & J.D. Meindl. (2002). Optimal clock distribution with an array of phase-locked loops for multiprocessor chips. 1. 454–457. 3 indexed citations

16.

Saint-Laurent, Martin, et al.. (2002). A digitally controlled oscillator constructed using adjustable resistors. 80–82. 33 indexed citations

17.

Saint-Laurent, Martin & Madhavan Swaminathan. (2002). A digitally adjustable resistor for path delay characterization in high-frequency microprocessors. 61–64. 30 indexed citations

18.

Saint-Laurent, Martin, et al.. (2001). A model for interlevel coupling noise in multilevel interconnect structures. 110–112. 1 indexed citations

19.

Szymanski, Ted H., et al.. (2000). Field-programmable logic devices with optical input–output. Applied Optics. 39(5). 721–721. 22 indexed citations

20.

Saint-Laurent, Martin, et al.. (1999). A Field Programmable Gate Array with Optical I/O. OThB3–OThB3. 5 indexed citations

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact