H.S. Deogun

517 total citations
11 papers, 379 citations indexed

About

H.S. Deogun is a scholar working on Electrical and Electronic Engineering, Hardware and Architecture and Computer Networks and Communications. According to data from OpenAlex, H.S. Deogun has authored 11 papers receiving a total of 379 indexed citations (citations by other indexed papers that have themselves been cited), including 11 papers in Electrical and Electronic Engineering, 8 papers in Hardware and Architecture and 4 papers in Computer Networks and Communications. Recurrent topics in H.S. Deogun's work include Low-power high-performance VLSI design (8 papers), Parallel Computing and Optimization Techniques (6 papers) and Semiconductor materials and devices (3 papers). H.S. Deogun is often cited by papers focused on Low-power high-performance VLSI design (8 papers), Parallel Computing and Optimization Techniques (6 papers) and Semiconductor materials and devices (3 papers). H.S. Deogun collaborates with scholars based in United States. H.S. Deogun's co-authors include Dennis Sylvester, Kevin Nowka, Kanak Agarwal, Robert M. Senger, Alan J. Drake, Michael S. Floyd, N. James, Gary D. Carpenter, Soraya Ghiasi and Tuyet Nguyen and has published in prestigious journals such as IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

In The Last Decade

H.S. Deogun

11 papers receiving 354 citations

Peers — A (Enhanced Table)

Peers by citation overlap · career bar shows stage (early→late) cites · hero ref

Name h Career Trend Papers Cites
H.S. Deogun United States 8 351 201 72 42 5 11 379
N. James United States 9 483 1.4× 289 1.4× 66 0.9× 60 1.4× 1 0.2× 10 522
Tuyet Nguyen United States 7 434 1.2× 200 1.0× 54 0.8× 84 2.0× 10 469
Prashant Saxena United States 6 238 0.7× 151 0.8× 57 0.8× 37 0.9× 12 287
B.S. Cherkauer United States 11 381 1.1× 203 1.0× 112 1.6× 59 1.4× 1 0.2× 15 436
Rakesh Patel United States 7 246 0.7× 206 1.0× 90 1.3× 24 0.6× 17 321
A. Agarwal United States 8 508 1.4× 382 1.9× 34 0.5× 28 0.7× 5 1.0× 9 539
M. Ichida Japan 5 352 1.0× 146 0.7× 49 0.7× 75 1.8× 8 367
Blaine Stackhouse United States 8 309 0.9× 215 1.1× 109 1.5× 36 0.9× 13 372
Paul S. Zuchowski United States 7 402 1.1× 319 1.6× 123 1.7× 31 0.7× 11 479
F. Minami Japan 9 390 1.1× 183 0.9× 53 0.7× 77 1.8× 16 406

Countries citing papers authored by H.S. Deogun

Since Specialization
Citations

This map shows the geographic impact of H.S. Deogun's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by H.S. Deogun with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites H.S. Deogun more than expected).

Fields of papers citing papers by H.S. Deogun

Since Specialization
Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by H.S. Deogun. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by H.S. Deogun. The network helps show where H.S. Deogun may publish in the future.

Co-authorship network of co-authors of H.S. Deogun

This figure shows the co-authorship network connecting the top 25 collaborators of H.S. Deogun. A scholar is included among the top collaborators of H.S. Deogun based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with H.S. Deogun. H.S. Deogun is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

11 of 11 papers shown
1.
Drake, Alan J., Robert M. Senger, H.S. Deogun, et al.. (2007). A Distributed Critical-Path Timing Monitor for a 65nm High-Performance Microprocessor. 177 indexed citations
2.
Agarwal, Kanak, Kevin Nowka, H.S. Deogun, & Dennis Sylvester. (2006). Power Gating with Multiple Sleep Modes. 633–637. 103 indexed citations
3.
Deogun, H.S., Dennis Sylvester, & Kevin Nowka. (2006). Fine grained multi-threshold CMOS for enhanced leakage reduction. 4–4. 3 indexed citations
4.
Deogun, H.S., Robert M. Senger, Dennis Sylvester, Richard B. Brown, & Kevin Nowka. (2006). A Dual-VDD Boosted Pulsed Bus Technique for Low Power and Low Leakage Operation. 4 indexed citations
5.
Deogun, H.S., Robert M. Senger, Dennis Sylvester, Richard B. Brown, & Kevin Nowka. (2006). A dual-VDD boosted pulsed bus technique for low power and low leakage operation. 73–73. 7 indexed citations
6.
Rao, Rahul, H.S. Deogun, David Blaauw, & Dennis Sylvester. (2005). Bus encoding for total power reduction using a leakage-aware buffer configuration. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 13(12). 1376–1383. 9 indexed citations
7.
Deogun, H.S., et al.. (2005). Adaptive MTCMOS for Dynamic Leakage and Frequency Control Using Variable Footer Strength. 147–150. 9 indexed citations
8.
Deogun, H.S., Dennis Sylvester, & David Blaauw. (2005). Gate-Level Mitigation Techniques for Neutron-Induced Soft Error Rate. 175–180. 24 indexed citations
9.
Deogun, H.S., Rahul Rao, Dennis Sylvester, Richard B. Brown, & Kevin Nowka. (2005). Dynamically Pulsed MTCMOS with Bus Encoding for Total Power and Crosstalk Minimization. 88–93. 8 indexed citations
10.
Deogun, H.S., Rajeev R. Rao, Dennis Sylvester, & David Blaauw. (2004). Leakage-and crosstalk-aware bus encoding for total power reduction. 779–782. 19 indexed citations
11.
Lee, Dongwoo, H.S. Deogun, David Blaauw, & Dennis Sylvester. (2004). Simultaneous state, Vt and Tox assignment for total standby power minimization. 1. 10494. 16 indexed citations

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact

Rankless by CCL
2026