Josep Torrellas

13.9k total citations · 1 hit paper
349 papers, 9.4k citations indexed

About

Josep Torrellas is a scholar working on Hardware and Architecture, Computer Networks and Communications and Electrical and Electronic Engineering. According to data from OpenAlex, Josep Torrellas has authored 349 papers receiving a total of 9.4k indexed citations (citations by other indexed papers that have themselves been cited), including 282 papers in Hardware and Architecture, 256 papers in Computer Networks and Communications and 108 papers in Electrical and Electronic Engineering. Recurrent topics in Josep Torrellas's work include Parallel Computing and Optimization Techniques (268 papers), Advanced Data Storage Technologies (126 papers) and Distributed systems and fault tolerance (92 papers). Josep Torrellas is often cited by papers focused on Parallel Computing and Optimization Techniques (268 papers), Advanced Data Storage Technologies (126 papers) and Distributed systems and fault tolerance (92 papers). Josep Torrellas collaborates with scholars based in United States, Spain and Israel. Josep Torrellas's co-authors include Luís Ceze, James Tuck, Pablo Montesinos, Milos Prvulović, Venkata Krishnan, Jose Renau, Smruti R. Sarangi, Brian Greskamp, Abhishek Tiwari and José F. Martínez and has published in prestigious journals such as Communications of the ACM, IEEE Communications Magazine and Computer.

In The Last Decade

Josep Torrellas

334 papers receiving 9.0k citations

Hit Papers

align trajectories

What are hit papers?

Hit papers significantly outperform the citation benchmark for their cohort. A paper qualifies if it has ≥500 total citations, achieves ≥1.5× the top-1% citation threshold for papers in the same subfield and year (this is the minimum needed to enter the top 1%, not the average within it), or reaches the top citation threshold in at least one of its specific research topics.

DynamoLLM: Designing LLM Inference Clusters for Performance and Energy Efficiency

2025 17 citations Íñigo Goiri, Josep Torrellas et al. profile →

Peers

Countries citing papers authored by Josep Torrellas

Since Specialization

Citations

This map shows the geographic impact of Josep Torrellas's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Josep Torrellas with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Josep Torrellas more than expected).

Fields of papers citing papers by Josep Torrellas

Since Specialization

Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Josep Torrellas. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Josep Torrellas. The network helps show where Josep Torrellas may publish in the future.

Co-authorship network of co-authors of Josep Torrellas

This figure shows the co-authorship network connecting the top 25 collaborators of Josep Torrellas. A scholar is included among the top collaborators of Josep Torrellas based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with Josep Torrellas. Josep Torrellas is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

Sort: Min cites: Since: Top N: Style:

20 of 20 papers shown

#	Work	Indexed citations
1	Chameleon: Adaptive Caching and Scheduling for Many-Adapter LLM Inference Environments 2025 ·(unknown), (unknown), (unknown), Tianyin Xu, Hubertus Franke, Josep Torrellas	0
2	HardHarvest: Hardware-Supported Core Harvesting for Microservices 2025 ·(unknown), (unknown), Muhammad Shahbaz, Josep Torrellas	0
3	TAPAS: Thermal- and Power-Aware Scheduling for LLM Inference in Cloud Platforms 2025 ·(unknown), (unknown), Íñigo Goiri, Esha Choukse, (unknown), Rodrigo Fonseca, Josep Torrellas, Ricardo Bianchini	3
4	Micro-MAMA: Multi-Agent Reinforcement Learning for Multicore Prefetching 2025 ·(unknown), (unknown), Josep Torrellas	0
5	HADES: Hardware-Assisted Distributed Transactions in the Age of Fast Networks and SmartNICs 2024 ·(unknown), (unknown), (unknown), Jian Huang, Josep Torrellas	1
6	Two-Face: Combining Collective and One-Sided Communication for Efficient Distributed SpMM 2024 ·(unknown), (unknown), Charith Mendis, Ariful Azad, Josep Torrellas	4
7	μManycore: A Cloud-Native CPU for Tail at Scale 2023 ·(unknown), (unknown), Muhammad Shahbaz, Josep Torrellas	6
8	MXFaaS: Resource Sharing in Serverless Environments for Parallelism and Efficiency 2023 ·(unknown), Tianyin Xu, Hubertus Franke, Josep Torrellas	20
9	Maya: Falsifying Power Sidechannels with Operating System Support. 2019 ·arXiv (Cornell University) ·(unknown), (unknown), Petros G. Voulgaris, Josep Torrellas	2
10	Proceedings of the 39th Annual International Symposium on Computer Architecture 2012 ·Shih‐Lien Lu, Josep Torrellas	2
11	Paceline: Improving Single-Thread Performance in Nanoscale CMPs through Core Overclocking 2007 ·International Conference on Parallel Architectures and Compilation Techniques ·Brian Greskamp, Josep Torrellas	65
12	Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming 2006 ·Josep Torrellas, Siddhartha Chatterjee	3
13	Architectural Support for Parallel Reductions in Scalable Shared-Memory Multiprocessors 2001 ·International Conference on Parallel Architectures and Compilation Techniques ·María Jesús Garzarán, Milos Prvulović, (unknown), Josep Torrellas, (unknown), Hao Yu, Lawrence Rauchwerger	16
14	The design of DEETM: A framework for dynamic energy efficiency and temperature management 2001 ·Michael Huang, Jose Renau, Seung-Moon Yoo, Josep Torrellas	12
15	Second Workshop on Computer Architecture Evaluation Using Commercial Workloads 1999 ·(unknown), (unknown), Josep Torrellas	0
16	The need for fast communication in hardware-based speculative chip multiprocessors 1999 ·International Conference on Parallel Architectures and Compilation Techniques ·Venkata Krishnan, Josep Torrellas	21
17	An Direct-Execution Framework for Fast and Accurate Simulation of Superscalar Processors 1998 ·International Conference on Parallel Architectures and Compilation Techniques ·Venkata Krishnan, Josep Torrellas	47
18	A Unified Approach to Speculative Parallelization of Loops in DSM Multiprocessors 1998 ·(unknown), Lawrence Rauchwerger, Josep Torrellas	2
19	An efficient algorithm for the run-time parallelization of DOACROSS loops 1994 ·Conference on High Performance Computing (Supercomputing) ·(unknown), Josep Torrellas, Pen-Chung Yew	48
20	Share Data Placement Optimizations to Reduce Multiprocessor Cache Miss Rates. 1990 ·Proceedings of the International Conference on Parallel Processing ·Josep Torrellas, Monica S. Lam, John L. Hennessy	54

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact