Wenjuan Lu

756 total citations
77 papers, 448 citations indexed

About

Wenjuan Lu is a scholar working on Electrical and Electronic Engineering, Hardware and Architecture and Biomedical Engineering. According to data from OpenAlex, Wenjuan Lu has authored 77 papers receiving a total of 448 indexed citations (citations by other indexed papers that have themselves been cited), including 58 papers in Electrical and Electronic Engineering, 14 papers in Hardware and Architecture and 8 papers in Biomedical Engineering. Recurrent topics in Wenjuan Lu's work include Advanced Memory and Neural Computing (29 papers), Semiconductor materials and devices (27 papers) and Ferroelectric and Negative Capacitance Devices (24 papers). Wenjuan Lu is often cited by papers focused on Advanced Memory and Neural Computing (29 papers), Semiconductor materials and devices (27 papers) and Ferroelectric and Negative Capacitance Devices (24 papers). Wenjuan Lu collaborates with scholars based in China and United States. Wenjuan Lu's co-authors include Chunyu Peng, Xiulong Wu, Zhiting Lin, Junning Chen, Qiang Zhao, Jizhou Wang, Feifei Wang, Xu Tian, Fang‐Ming Wang and Licai Hao and has published in prestigious journals such as Journal of Applied Physics, Scientific Reports and ACS Applied Materials & Interfaces.

In The Last Decade

Wenjuan Lu

65 papers receiving 431 citations

Peers

Countries citing papers authored by Wenjuan Lu

Since Specialization

Citations

This map shows the geographic impact of Wenjuan Lu's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Wenjuan Lu with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Wenjuan Lu more than expected).

Fields of papers citing papers by Wenjuan Lu

Since Specialization

Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Wenjuan Lu. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Wenjuan Lu. The network helps show where Wenjuan Lu may publish in the future.

Co-authorship network of co-authors of Wenjuan Lu

This figure shows the co-authorship network connecting the top 25 collaborators of Wenjuan Lu. A scholar is included among the top collaborators of Wenjuan Lu based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with Wenjuan Lu. Wenjuan Lu is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

Sort: Min cites: Since: Top N: Style:

20 of 20 papers shown

#	Title	Journal	Authors	Indexed citations
1	A double-modules interlocking triple-node upset-tolerant latch design	Microelectronics Journal	Qiang Zhao, Licai Hao et al.	0
2	A PVT-insensitive 7T SRAM CIM macro for multibit multiplication with dynamic matching quantization circuits	Microelectronics Journal	Jianhao Zhang, Ruixuan Wang et al.	0
3	A high charge-discharge stability SRAM 10T1C XOR CIM macro applied in BCAM and Hamming distance	Microelectronics Journal	Chunyu Peng, Xiulong Wu et al.	0
4	A DeBERTa-Based Semantic Conversion Model for Spatiotemporal Questions in Natural Language	Applied Sciences	Wenjuan Lu, Dongping Ming et al.	2
5	Design of polarity hardening SRAM for mitigating single event multiple node upsets	Microelectronics Journal	Qiang Zhao, Licai Hao et al.	1
6	Configurable in-memory computing architecture based on dual-port SRAM	Microelectronics Journal	Xiulong Wu, Yongliang Zhou et al.	2
7	Low-Cost and Highly Robust Quadruple Node Upset Tolerant Latch Design	IEEE Transactions on Very Large Scale Integration (VLSI) Systems	Licai Hao, Xinyi Zhang et al.	8
8	A Timing-Shared Adaptive Sensing Methodology for Low-Voltage SRAM		Yongliang Zhou, Yiming Wei et al.	0
9	Real‐time bit‐line leakage balance circuit with four‐input low‐offset SA considering threshold voltage for SRAM stability design	International Journal of Circuit Theory and Applications	Wei Hu, Hao Zheng et al.	2
10	Research on data quality evaluation method of OpenStreetMap road network: taking Taiwan island as an example		Jianhong Zhang, Qin Han et al.	0
11	Construction and Inference Method of Semantic-Driven, Spatio-Temporal Derivation Relationship Network for Place Names	ISPRS International Journal of Geo-Information	Wenjie Dong, Xi Mao et al.	1
12	New insights into the charge property at active sites boost PMS activation over LaFe0.3Mn0.7O3	Scientific Reports	Ying Li, Xiaodong Cai et al.	3
13	A 9T-SRAM in-memory computing macro for Boolean logic and multiply-and-accumulate operations	Microelectronics Journal	Haitao Liu, Mengya Gao et al.	2
14	Bit-line leakage current tracking and self-compensation circuit for SRAM reliability design	Microelectronics Journal	Qi Shi, Hao Zheng et al.	4
15	Design of radiation-hardened memory cell by polar design for space applications	Microelectronics Journal	Licai Hao, Li Liu et al.	8
16	A Fully Digital SRAM-Based Four-Layer In-Memory Computing Unit Achieving Multiplication Operations and Results Store	IEEE Transactions on Very Large Scale Integration (VLSI) Systems	Zhiting Lin, Jianping Xia et al.	12
17	Novel radiation-hardened-by-design (RHBD) 14T memory cell for aerospace applications in 65 nm CMOS technology	Microelectronics Journal	Pengfei Li, Xiuying Wang et al.	7
18	Configurable Memory With a Multilevel Shared Structure Enabling In-Memory Computing	IEEE Transactions on Very Large Scale Integration (VLSI) Systems	Zhiting Lin, Xiulong Wu et al.	7
19	In Situ Storing 8T SRAM-CIM Macro for Full-Array Boolean Logic and Copy Operations	IEEE Journal of Solid-State Circuits	Zhiting Lin, Fang‐Ming Wang et al.	17
20	The characteristics of the transmission delay via internet and analysis of the real-time protocol design		Ping Li, Wenjuan Lu et al.	4

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact