P.K. Lala

1.9k total citations
95 papers, 1.3k citations indexed

About

P.K. Lala is a scholar working on Electrical and Electronic Engineering, Hardware and Architecture and Artificial Intelligence. According to data from OpenAlex, P.K. Lala has authored 95 papers receiving a total of 1.3k indexed citations (citations by other indexed papers that have themselves been cited), including 73 papers in Electrical and Electronic Engineering, 59 papers in Hardware and Architecture and 16 papers in Artificial Intelligence. Recurrent topics in P.K. Lala's work include VLSI and Analog Circuit Testing (57 papers), Radiation Effects in Electronics (49 papers) and Low-power high-performance VLSI design (21 papers). P.K. Lala is often cited by papers focused on VLSI and Analog Circuit Testing (57 papers), Radiation Effects in Electronics (49 papers) and Low-power high-performance VLSI design (21 papers). P.K. Lala collaborates with scholars based in United States, United Kingdom and India. P.K. Lala's co-authors include J.P. Parkerson, Dilip Vasudevan, Jia Di, C. Hartmann, Pinaki Chakraborty, W.E. Alexander, Mitchell A. Thornton, Heung Soo Kim, D. G. Osmond and C. P. Leblond and has published in prestigious journals such as IEEE Journal of Solid-State Circuits, IEEE Transactions on Computers and Electronics Letters.

In The Last Decade

P.K. Lala

83 papers receiving 1.2k citations

Peers — A (Enhanced Table)

Peers by citation overlap · career bar shows stage (early→late) cites · hero ref

Name h Career Trend Papers Cites
P.K. Lala United States 18 1.0k 728 362 224 220 95 1.3k
L. Jóźwiak Netherlands 17 568 0.6× 693 1.0× 336 0.9× 474 2.1× 221 1.0× 144 1.2k
S.H. Unger United States 14 670 0.7× 585 0.8× 266 0.7× 523 2.3× 246 1.1× 26 1.3k
Zainalabedin Navabi Iran 19 996 1.0× 1.0k 1.4× 109 0.3× 132 0.6× 581 2.6× 217 1.5k
Peter Athanas United States 16 457 0.4× 623 0.9× 167 0.5× 126 0.6× 469 2.1× 94 1.0k
V. Kamakoti India 20 599 0.6× 460 0.6× 351 1.0× 164 0.7× 254 1.2× 116 1.0k
John F. Wakerly United States 10 453 0.4× 362 0.5× 142 0.4× 97 0.4× 192 0.9× 26 763
Luis Entrena Spain 22 1.4k 1.4× 1.2k 1.6× 152 0.4× 96 0.4× 187 0.8× 141 1.6k
Krzysztof Koźmiński United States 8 927 0.9× 872 1.2× 84 0.2× 139 0.6× 111 0.5× 17 1.2k
William N. N. Hung United States 15 362 0.4× 201 0.3× 445 1.2× 467 2.1× 208 0.9× 78 941
Sheldon B. Akers United States 18 776 0.8× 562 0.8× 116 0.3× 424 1.9× 577 2.6× 35 1.4k

Countries citing papers authored by P.K. Lala

Since Specialization
Citations

This map shows the geographic impact of P.K. Lala's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by P.K. Lala with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites P.K. Lala more than expected).

Fields of papers citing papers by P.K. Lala

Since Specialization
Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by P.K. Lala. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by P.K. Lala. The network helps show where P.K. Lala may publish in the future.

Co-authorship network of co-authors of P.K. Lala

This figure shows the co-authorship network connecting the top 25 collaborators of P.K. Lala. A scholar is included among the top collaborators of P.K. Lala based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with P.K. Lala. P.K. Lala is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

20 of 20 papers shown
1.
Lala, P.K.. (2013). A Digital Hardware-based Approach for Molecular Sequence Comparison. 2(3). 1 indexed citations
2.
Lala, P.K., J.P. Parkerson, & Pinaki Chakraborty. (2010). Adder designs using reversible logic gates. WSEAS Transactions on Circuits and Systems archive. 9(6). 369–378. 25 indexed citations
3.
Lala, P.K.. (2008). On FPGA Design with Self-checking and Fault Tolerance Capability.. 26(6). 29–34.
4.
Vasudevan, Dilip, P.K. Lala, & J.P. Parkerson. (2007). Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding. IEEE Transactions on Circuits and Systems I Regular Papers. 54(12). 2696–2705. 59 indexed citations
5.
Di, Jia & P.K. Lala. (2007). Cellular Array-based Delay-insensitive Asynchronous Circuits Design and Test for Nanocomputing Systems. Journal of Electronic Testing. 23(2-3). 175–192. 2 indexed citations
6.
Vasudevan, Dilip & P.K. Lala. (2006). A technique for modular design of self-checking carry-select adder. e64. 325–333. 18 indexed citations
7.
Vasudevan, Dilip, J.P. Parkerson, & P.K. Lala. (2004). Logic implementation using a reversible gate.. 97. 452–456. 1 indexed citations
8.
Vasudevan, Dilip, P.K. Lala, & J.P. Parkerson. (2004). Online testable reversible logic circuit design using NAND blocks. 324–331. 28 indexed citations
9.
Lala, P.K., et al.. (2003). A technique for designing self-checking logic for FPGAs. 1. 94–96. 1 indexed citations
10.
Lala, P.K., et al.. (2003). An FPGA architecture with built-in error correction capability. 245–245. 1 indexed citations
12.
Lala, P.K., et al.. (2003). Self-checking logic design for FPGA implementation. IEEE Transactions on Instrumentation and Measurement. 52(5). 1391–1398. 15 indexed citations
13.
Lala, P.K., et al.. (2003). Logic cell design for on-line testable FPGAs. 351–354. 1 indexed citations
14.
Lala, P.K., et al.. (2002). A technique for analog fault diagnosis using element modulation. 6. 1255–1259.
15.
Lala, P.K.. (1996). Practical digital logic design and testing. Prentice-Hall, Inc eBooks. 7 indexed citations
16.
Lala, P.K.. (1995). Self-Checking and Fault-Tolerant Digital Design. Medical Entomology and Zoology. 249 indexed citations
17.
Lala, P.K., et al.. (1994). Self-checking combinational circuit design for single and unidirectional multibit error. Journal of Electronic Testing. 5(1). 19–28. 64 indexed citations
18.
Hartmann, C., et al.. (1986). A Concurrent Testing Strategy for PLAs.. International Test Conference. 705–709. 2 indexed citations
19.
Lala, P.K., et al.. (1979). Method for the diagonosis of a single intermittent fault in combinatorial logic circuits. 2(5). 187–190. 1 indexed citations
20.
Leblond, C. P., et al.. (1976). Stem cells of renewing cell populations : proceedings of a symposium held in October 1975 at McGill University, Montreal, in tribute to C.P. Leblond on the occasion of his sixty-fifth birthday. Academic Press eBooks.

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact

Rankless by CCL
2026