Younghyun Lim

696 total citations
25 papers, 499 citations indexed

About

Younghyun Lim is a scholar working on Electrical and Electronic Engineering, Biomedical Engineering and Infectious Diseases. According to data from OpenAlex, Younghyun Lim has authored 25 papers receiving a total of 499 indexed citations (citations by other indexed papers that have themselves been cited), including 25 papers in Electrical and Electronic Engineering, 13 papers in Biomedical Engineering and 0 papers in Infectious Diseases. Recurrent topics in Younghyun Lim's work include Radio Frequency Integrated Circuit Design (17 papers), Advancements in PLL and VCO Technologies (16 papers) and Analog and Mixed-Signal Circuit Design (13 papers). Younghyun Lim is often cited by papers focused on Radio Frequency Integrated Circuit Design (17 papers), Advancements in PLL and VCO Technologies (16 papers) and Analog and Mixed-Signal Circuit Design (13 papers). Younghyun Lim collaborates with scholars based in South Korea and United States. Younghyun Lim's co-authors include Jaehyouk Choi, Yongsun Lee, Seyeon Yoo, Juyeop Kim, Yongwoo Jo, Taeho Seong, Heein Yoon, Hangi Park, Hong-Teuk Kim and Ockgoo Lee and has published in prestigious journals such as IEEE Journal of Solid-State Circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems and IEEE Transactions on Circuits & Systems II Express Briefs.

In The Last Decade

Younghyun Lim

21 papers receiving 484 citations

Peers — A (Enhanced Table)

Peers by citation overlap · career bar shows stage (early→late) cites · hero ref

Name h Career Trend Papers Cites
Younghyun Lim South Korea 13 493 207 15 8 7 25 499
Seyeon Yoo South Korea 13 458 0.9× 149 0.7× 10 0.7× 10 1.3× 9 1.3× 30 464
Taeho Seong South Korea 15 467 0.9× 175 0.8× 13 0.9× 18 2.3× 8 1.1× 26 484
Romesh Kumar Nandwana United States 11 420 0.9× 158 0.8× 12 0.8× 13 1.6× 7 1.0× 27 424
Carsten Wulff Norway 8 271 0.5× 198 1.0× 15 1.0× 18 2.3× 6 0.9× 21 286
Jaewook Shin South Korea 7 417 0.8× 136 0.7× 19 1.3× 13 1.6× 6 0.9× 15 426
Kento Kimura Japan 10 406 0.8× 93 0.4× 6 0.4× 9 1.1× 14 2.0× 23 415
K. Vavelidis Greece 10 371 0.8× 163 0.8× 9 0.6× 20 2.5× 7 1.0× 18 385
Sang Won Son South Korea 8 375 0.8× 111 0.5× 11 0.7× 8 1.0× 5 0.7× 11 383
Mark Ferriss United States 15 562 1.1× 117 0.6× 40 2.7× 5 0.6× 9 1.3× 30 577
Tino Copani United States 13 482 1.0× 217 1.0× 13 0.9× 9 1.1× 15 2.1× 39 491

Countries citing papers authored by Younghyun Lim

Since Specialization
Citations

This map shows the geographic impact of Younghyun Lim's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Younghyun Lim with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Younghyun Lim more than expected).

Fields of papers citing papers by Younghyun Lim

Since Specialization
Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Younghyun Lim. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Younghyun Lim. The network helps show where Younghyun Lim may publish in the future.

Co-authorship network of co-authors of Younghyun Lim

This figure shows the co-authorship network connecting the top 25 collaborators of Younghyun Lim. A scholar is included among the top collaborators of Younghyun Lim based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with Younghyun Lim. Younghyun Lim is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

20 of 20 papers shown
2.
Lim, Younghyun, et al.. (2024). An Area-Efficient CMOS Cross-Coupled LC -VCO Using Nested Intertwined Tail Inductors. IEEE Transactions on Circuits & Systems II Express Briefs. 72(1). 143–147.
3.
Jo, Yongwoo, et al.. (2023). A Wideband LO Generator for 5G FR1 Bands Using a Single LC -VCO-Based Subsampling PLL and a Ring-VCO-Based Fractional-Resolution Frequency Multiplier. IEEE Journal of Solid-State Circuits. 58(12). 3338–3350. 18 indexed citations
4.
Lim, Younghyun, et al.. (2021). A Wide-Lock-In-Range and Low-Jitter 12–14.5 GHz SSPLL Using a Low-Power Frequency-Disturbance-Detecting and Correcting Loop. IEEE Journal of Solid-State Circuits. 57(2). 480–491. 15 indexed citations
5.
Yoo, Seyeon, et al.. (2020). A Low-Jitter and Low-Reference-Spur Ring-VCO- Based Injection-Locked Clock Multiplier Using a Triple-Point Background Calibrator. IEEE Journal of Solid-State Circuits. 56(1). 298–309. 16 indexed citations
6.
Lim, Younghyun, Juyeop Kim, Yongwoo Jo, et al.. (2020). 17.8 A 170MHz-Lock-In-Range and −253dB-FoMjitter 12-to-14.5GHz Subsampling PLL with a 150µW Frequency-Disturbance-Correcting Loop Using a Low-Power Unevenly Spaced Edge Generator. Scholarworks@UNIST (Ulsan National Institute of Science and Technology). 280–282. 11 indexed citations
7.
Lim, Younghyun, et al.. (2019). A Fast-Transient and High-Accuracy, Adaptive-Sampling Digital LDO Using a Single-VCO-Based Edge-Racing Time Quantizer. IEEE Solid-State Circuits Letters. 2(12). 305–308. 12 indexed citations
8.
Kim, Juyeop, Younghyun Lim, Heein Yoon, et al.. (2019). An Ultra-Low-Jitter, mmW-Band Frequency Synthesizer Based on Digital Subsampling PLL Using Optimally Spaced Voltage Comparators. IEEE Journal of Solid-State Circuits. 54(12). 3466–3477. 36 indexed citations
9.
Lim, Younghyun, et al.. (2019). A 0.5V-VIN, 0.29ps-Transient-FOM, and Sub-2mV-Accuracy Adaptive-Sampling Digital LDO Using Single-VCO-Based Edge-Racing Time Quantizer. Scholarworks@UNIST (Ulsan National Institute of Science and Technology). C130–C131. 7 indexed citations
10.
Kim, Juyeop, Heein Yoon, Younghyun Lim, et al.. (2019). 16.2 A 76fs<inf>rms</inf> Jitter and –40dBc Integrated-Phase-Noise 28-to-31GHz Frequency Synthesizer Based on Digital Sub-Sampling PLL Using Optimally Spaced Voltage Comparators and Background Loop-Gain Optimization. Scholarworks@UNIST (Ulsan National Institute of Science and Technology). 258–260. 49 indexed citations
11.
Yoo, Seyeon, et al.. (2018). An Ultra-Low-Jitter 22.8-GHz Ring-LC-Hybrid Injection-Locked Clock Multiplier With a Multiplication Factor of 114. IEEE Journal of Solid-State Circuits. 54(4). 927–936. 12 indexed citations
12.
Lim, Younghyun, et al.. (2018). An external-capacitor-less high-PSR low-dropout regulator using an adaptive supply-ripple cancellation technique to the body-gate. Asia and South Pacific Design Automation Conference. 299–300.
13.
14.
Lim, Younghyun, et al.. (2018). An external-capacitor-less high-PSR low-dropout regulator using an adaptive supply-ripple cancellation technique to the body-gate. Scholarworks@UNIST (Ulsan National Institute of Science and Technology). 59. 299–300.
15.
Yoo, Seyeon, et al.. (2018). 153 FS<inf>RMS</inf>-Integrated-Jitter and 114-Multiplication Factor PVT-Robust 22.8 GHZ Ring-LC-Hybrid Injection-Locked Clock Multiplier. Scholarworks@UNIST (Ulsan National Institute of Science and Technology). 185–186. 5 indexed citations
16.
Lim, Younghyun, et al.. (2018). An External Capacitorless Low-Dropout Regulator With High PSR at All Frequencies From 10 kHz to 1 GHz Using an Adaptive Supply-Ripple Cancellation Technique. IEEE Journal of Solid-State Circuits. 53(9). 2675–2685. 65 indexed citations
17.
Lim, Younghyun, et al.. (2018). A 320µV-Output Ripple and 90ns-Settling Time at 0.5V Supply Digital-Analog-Hybrid LDO Using Multi-Level Gate-Voltage Generator and Fast-Decision PD Detector. Scholarworks@UNIST (Ulsan National Institute of Science and Technology). 210–213. 2 indexed citations
18.
Lim, Younghyun, Yongsun Lee, Seong-Sik Song, et al.. (2017). An External Capacitor-Less Ultralow-Dropout Regulator Using a Loop-Gain Stabilizing Technique for High Power-Supply Rejection Over a Wide Range of Load Current. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 25(11). 3006–3018. 25 indexed citations
19.
Lim, Younghyun, et al.. (2017). An extemal-capacitor-less low-dropout regulator with less than −36dB PSRR at all frequencies from 10kHz to 1GHz using an adaptive supply-ripple cancellation technique to the body-gate. Scholarworks@UNIST (Ulsan National Institute of Science and Technology). 1–4. 19 indexed citations
20.
Yoon, Heein, Yongsun Lee, Younghyun Lim, et al.. (2016). A 0.56–2.92 GHz Wideband and Low Phase Noise Quadrature LO-Generator Using a Single LC-VCO for 2G–4G Multistandard Cellular Transceivers. IEEE Journal of Solid-State Circuits. 51(3). 614–625. 25 indexed citations

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact

Rankless by CCL
2026