Soumya Eachempati

863 total citations
14 papers, 642 citations indexed

About

Soumya Eachempati is a scholar working on Electrical and Electronic Engineering, Computer Networks and Communications and Hardware and Architecture. According to data from OpenAlex, Soumya Eachempati has authored 14 papers receiving a total of 642 indexed citations (citations by other indexed papers that have themselves been cited), including 10 papers in Electrical and Electronic Engineering, 7 papers in Computer Networks and Communications and 5 papers in Hardware and Architecture. Recurrent topics in Soumya Eachempati's work include Low-power high-performance VLSI design (7 papers), Interconnection Networks and Systems (7 papers) and Parallel Computing and Optimization Techniques (5 papers). Soumya Eachempati is often cited by papers focused on Low-power high-performance VLSI design (7 papers), Interconnection Networks and Systems (7 papers) and Parallel Computing and Optimization Techniques (5 papers). Soumya Eachempati collaborates with scholars based in United States, Taiwan and Switzerland. Soumya Eachempati's co-authors include Asit Mishra, Reetuparna Das, Chita R. Das, N. Vijaykrishnan, Vijaykrishnan Narayanan, Yuan Xie, Dongkook Park, Ravi Iyer, Arthur Nieuwoudt and Yehia Massoud and has published in prestigious journals such as Journal of Parallel and Distributed Computing, ACM Journal on Emerging Technologies in Computing Systems and IET Circuits Devices & Systems.

In The Last Decade

Soumya Eachempati

14 papers receiving 629 citations

Peers

Countries citing papers authored by Soumya Eachempati

Since Specialization

Citations

This map shows the geographic impact of Soumya Eachempati's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Soumya Eachempati with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Soumya Eachempati more than expected).

Fields of papers citing papers by Soumya Eachempati

Since Specialization

Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Soumya Eachempati. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Soumya Eachempati. The network helps show where Soumya Eachempati may publish in the future.

Co-authorship network of co-authors of Soumya Eachempati

This figure shows the co-authorship network connecting the top 25 collaborators of Soumya Eachempati. A scholar is included among the top collaborators of Soumya Eachempati based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with Soumya Eachempati. Soumya Eachempati is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

Sort: Min cites: Since: Top N: Style:

14 of 14 papers shown

#	Work	Indexed citations
1	A Synthesis Algorithm for Reconfigurable Single-Electron Transistor Arrays 2013 ·ACM Journal on Emerging Technologies in Computing Systems ·Yung‐Chih Chen, Soumya Eachempati, Chun-Yao Wang, Suman Datta, Yuan Xie, Vijaykrishnan Narayanan	15
2	Automated mapping for reconfigurable single-electron transistor arrays 2011 ·Rare & Special e-Zone (The Hong Kong University of Science and Technology) ·Yung‐Chih Chen, Soumya Eachempati, Chun-Yao Wang, Suman Datta, Yuan Xie, Vijaykrishnan Narayanan	20
3	Optimizing power and performance for reliable on-chip networks 2010 ·Asia and South Pacific Design Automation Conference ·(unknown), Soumya Eachempati, (unknown), Vijaykrishnan Narayanan, M.J. Irwin, Ramakrishnan Krishnan	11
4	RAFT: A router architecture with frequency tuning for on-chip networks 2010 ·Journal of Parallel and Distributed Computing ·Asit Mishra, (unknown), Reetuparna Das, Soumya Eachempati, Ravi Iyer, N. Vijaykrishnan, Chita R. Das	22
5	Optimizing power and performance for reliable on-chip networks 2010 ·(unknown), Soumya Eachempati, (unknown), Vijaykrishnan Narayanan, M.J. Irwin, Ramakrishnan Krishnan	4
6	Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs 2009 ·Reetuparna Das, Soumya Eachempati, Asit Mishra, Vijaykrishnan Narayanan, Chita R. Das	151
7	A case for dynamic frequency tuning in on-chip networks 2009 ·Asit Mishra, Reetuparna Das, Soumya Eachempati, Ravi Iyer, N. Vijaykrishnan, Chita R. Das	94
8	Predicting the performance and reliability of future field programmable gate arrays routing architectures with carbon nanotube bundle interconnect 2009 ·IET Circuits Devices & Systems ·Soumya Eachempati, N. Vijaykrishnan, Arthur Nieuwoudt, (unknown)	13
9	MIRA 2008 ·ACM SIGARCH Computer Architecture News ·Dongkook Park, Soumya Eachempati, Reetuparna Das, Asit Mishra, Yuan Xie, N. Vijaykrishnan, Chita R. Das	139
10	MIRA: A Multi-layered On-Chip Interconnect Router Architecture 2008 ·Rare & Special e-Zone (The Hong Kong University of Science and Technology) ·Dongkook Park, Soumya Eachempati, Reetuparna Das, Asit Mishra, Yuan Xie, N. Vijaykrishnan, Chita R. Das	88
11	Reconfigurable BDD based quantum circuits 2008 ·Soumya Eachempati, Vinay Saripalli, N. Vijaykrishnan, Suman Datta	21
12	Assessing carbon nanotube bundle interconnect for future FPGA architectures 2007 ·Design, Automation, and Test in Europe ·Soumya Eachempati, Arthur Nieuwoudt, Aman Gayasen, N. Vijaykrishnan, Yehia Massoud	30
13	Expression of Concern: Assessing Carbon Nanotube Bundle Interconnect for Future FPGA Architectures 2007 ·Soumya Eachempati, Arthur Nieuwoudt, Aman Gayasen, N. Vijaykrishnan, Yehia Massoud	32
14	Impact of Process Variations on Carbon Nanotube Bundle Interconnect for Future FPGA Architectures 2007 ·Soumya Eachempati, N. Vijaykrishnan, Arthur Nieuwoudt, Yehia Massoud	2

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact