Jason H. Anderson

5.2k total citations · 3 hit papers
135 papers, 3.5k citations indexed

About

Jason H. Anderson is a scholar working on Hardware and Architecture, Electrical and Electronic Engineering and Computer Networks and Communications. According to data from OpenAlex, Jason H. Anderson has authored 135 papers receiving a total of 3.5k indexed citations (citations by other indexed papers that have themselves been cited), including 124 papers in Hardware and Architecture, 83 papers in Electrical and Electronic Engineering and 48 papers in Computer Networks and Communications. Recurrent topics in Jason H. Anderson's work include Embedded Systems Design Techniques (92 papers), VLSI and FPGA Design Techniques (65 papers) and Parallel Computing and Optimization Techniques (55 papers). Jason H. Anderson is often cited by papers focused on Embedded Systems Design Techniques (92 papers), VLSI and FPGA Design Techniques (65 papers) and Parallel Computing and Optimization Techniques (55 papers). Jason H. Anderson collaborates with scholars based in Canada, United States and Japan. Jason H. Anderson's co-authors include Stephen D. Brown, Andrew Canis, Jongsok Choi, Farid N. Najm, Marcel Gort, Tomasz Czajkowski, Victor Zhang, Jason Luu, Jonathan Rose and Kenneth B. Kent and has published in prestigious journals such as IEEE Transactions on Computers, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems and IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

In The Last Decade

Jason H. Anderson

127 papers receiving 3.4k citations

Hit Papers

align trajectories

What are hit papers?

Hit papers significantly outperform the citation benchmark for their cohort. A paper qualifies if it has ≥500 total citations, achieves ≥1.5× the top-1% citation threshold for papers in the same subfield and year (this is the minimum needed to enter the top 1%, not the average within it), or reaches the top citation threshold in at least one of its specific research topics.

LegUp

2011 363 citations Andrew Canis, Jongsok Choi et al. profile →
A Survey and Evaluation of FPGA High-Level Synthesis Tools

2015 342 citations Jongsok Choi, Blair Fort et al. profile →
VTR 7.0

2014 282 citations Jason Luu, Sen Wang et al. profile →

Peers — A (Enhanced Table)

Peers by citation overlap · career bar shows stage (early→late) cites · hero ref

Name	h						Papers	Cites
Jason H. Anderson Canada	28	3.0k	2.0k	1.3k	223	178	135	3.5k
Sherief Reda United States	32	1.7k 0.6×	2.4k 1.2×	635 0.5×	283 1.3×	221 1.2×	153	3.2k
Zhonghai Lu Sweden	26	1.6k 0.5×	1.3k 0.6×	2.2k 1.7×	193 0.9×	102 0.6×	274	2.9k
Karthikeyan Sankaralingam United States	35	3.8k 1.3×	1.9k 0.9×	3.4k 2.6×	439 2.0×	259 1.5×	117	5.0k
Rainer Leupers Germany	32	3.2k 1.1×	877 0.4×	1.9k 1.5×	381 1.7×	130 0.7×	319	3.8k
Ahmed Hemani Sweden	18	1.7k 0.6×	1.0k 0.5×	1.7k 1.4×	190 0.9×	123 0.7×	210	2.5k
Steven J. E. Wilton Canada	28	2.8k 1.0×	2.3k 1.1×	1.2k 1.0×	194 0.9×	118 0.7×	168	3.4k
Cristina Silvano Italy	28	1.8k 0.6×	1.0k 0.5×	1.2k 0.9×	310 1.4×	97 0.5×	145	2.3k
Michael Wirthlin United States	33	2.4k 0.8×	2.7k 1.3×	770 0.6×	271 1.2×	122 0.7×	145	3.4k
Matthew R. Guthaus United States	16	3.1k 1.1×	2.0k 1.0×	1.9k 1.5×	542 2.4×	86 0.5×	70	4.0k
Ken Mai United States	30	2.5k 0.8×	2.4k 1.2×	2.5k 2.0×	408 1.8×	87 0.5×	100	4.3k

Countries citing papers authored by Jason H. Anderson

Since Specialization

Citations

This map shows the geographic impact of Jason H. Anderson's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Jason H. Anderson with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Jason H. Anderson more than expected).

Fields of papers citing papers by Jason H. Anderson

Since Specialization

Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Jason H. Anderson. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Jason H. Anderson. The network helps show where Jason H. Anderson may publish in the future.

Co-authorship network of co-authors of Jason H. Anderson

This figure shows the co-authorship network connecting the top 25 collaborators of Jason H. Anderson. A scholar is included among the top collaborators of Jason H. Anderson based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with Jason H. Anderson. Jason H. Anderson is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

Sort: Min cites: Since: Top N: Style:

20 of 20 papers shown

1.

Anderson, Jason H., et al.. (2025). Systolic Array-Based Matrix Multiplication and Reduction on Elastic CGRAs. 67–75.

2.

Walker, Matthew, et al.. (2024). CGRA-ME 2.0: A Research Framework for Next-Generation CGRA Architectures and CAD. 642–649. 3 indexed citations

3.

Chen, Yu Ting, et al.. (2021). Efficient Memory Arbitration in High-Level Synthesis From Multi-Threaded Code. IEEE Transactions on Computers. 71(4). 933–946. 6 indexed citations

4.

Murray, Kevin E., Jason Luu, Matthew Walker, et al.. (2020). Optimizing FPGA Logic Block Architectures for Arithmetic. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 28(6). 1378–1391. 10 indexed citations

5.

Sim, Hyeonuk, Jason H. Anderson, & Jongeun Lee. (2019). XOMA. Scholarworks@UNIST (Ulsan National Institute of Science and Technology). 651–656. 1 indexed citations

6.

Choi, Jongsok, et al.. (2016). A unified software approach to specify pipeline and spatial parallelism in FPGA hardware. 3 indexed citations

7.

Hadjis, Stefan, et al.. (2015). Profiling-driven multi-cycling in FPGA high-level synthesis. Design, Automation, and Test in Europe. 31–36. 5 indexed citations

8.

Canis, Andrew, Jongsok Choi, Blair Fort, et al.. (2013). From software to accelerators with LegUp high-level synthesis. 18. 23 indexed citations

9.

Canis, Andrew, Jason H. Anderson, & Stephen D. Brown. (2013). Multi-pumping for resource reduction in FPGA high-level synthesis. Design, Automation, and Test in Europe. 194–197. 20 indexed citations

10.

Poulos, Zissis, et al.. (2012). Leveraging reconfigurability to raise productivity in FPGA functional debug. Design, Automation, and Test in Europe. 292–295. 6 indexed citations

11.

Hadjis, Stefan, Andrew Canis, Jason H. Anderson, et al.. (2012). Impact of FPGA architecture on resource sharing in high-level synthesis. 111–114. 37 indexed citations

12.

Anderson, Jason H., et al.. (2011). An integer programming placement approach to FPGA clock power reduction. Asia and South Pacific Design Automation Conference. 831–836. 3 indexed citations

13.

Anderson, Jason H., et al.. (2011). FPGA glitch power analysis and reduction. 27–32. 10 indexed citations

14.

Anderson, Jason H. & Qiang Wang. (2011). Area-efficient FPGA logic elements: architecture and synthesis. Asia and South Pacific Design Automation Conference. 369–375. 22 indexed citations

15.

Anderson, Jason H.. (2010). A PUF design for secure FPGA-based embedded systems. 1–6. 91 indexed citations

16.

Anderson, Jason H.. (2010). A PUF design for secure FPGA-based embedded systems. Asia and South Pacific Design Automation Conference. 1–6. 70 indexed citations

17.

Huda, Safeen, et al.. (2009). Clock gating architectures for FPGA power reduction. 112–118. 36 indexed citations

18.

Anderson, Jason H. & Farid N. Najm. (2004). Interconnect capacitance estimation for FPGAs. Asia and South Pacific Design Automation Conference. 713–718. 7 indexed citations

19.

Anderson, Jason H. & Farid N. Najm. (2004). A novel low-power FPGA routing switch. 719–722. 23 indexed citations

20.

Anderson, Jason H. & Farid N. Najm. (2003). Switching activity analysis and pre-layout activity prediction for FPGAs. 15–21. 13 indexed citations

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact