Ilya Ganusov

674 total citations
14 papers, 476 citations indexed

About

Ilya Ganusov is a scholar working on Hardware and Architecture, Computer Networks and Communications and Electrical and Electronic Engineering. According to data from OpenAlex, Ilya Ganusov has authored 14 papers receiving a total of 476 indexed citations (citations by other indexed papers that have themselves been cited), including 12 papers in Hardware and Architecture, 8 papers in Computer Networks and Communications and 5 papers in Electrical and Electronic Engineering. Recurrent topics in Ilya Ganusov's work include Parallel Computing and Optimization Techniques (8 papers), Embedded Systems Design Techniques (7 papers) and Advanced Data Storage Technologies (6 papers). Ilya Ganusov is often cited by papers focused on Parallel Computing and Optimization Techniques (8 papers), Embedded Systems Design Techniques (7 papers) and Advanced Data Storage Technologies (6 papers). Ilya Ganusov collaborates with scholars based in United States, United Kingdom and Canada. Ilya Ganusov's co-authors include Martin Burtscher, C.C. Liu, Paruj Ratanaworabhan, Jian Hong Ke, Ralph Wittig, Vidya Rajagopalan, Vinod Kathail, Mark Wheeler, Ning Cheng and Martin Langhammer and has published in prestigious journals such as IEEE Transactions on Computers, IEEE Micro and ACM Transactions on Architecture and Code Optimization.

In The Last Decade

Ilya Ganusov

13 papers receiving 453 citations

Peers

Countries citing papers authored by Ilya Ganusov

Since Specialization

Citations

This map shows the geographic impact of Ilya Ganusov's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Ilya Ganusov with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Ilya Ganusov more than expected).

Fields of papers citing papers by Ilya Ganusov

Since Specialization

Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Ilya Ganusov. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Ilya Ganusov. The network helps show where Ilya Ganusov may publish in the future.

Co-authorship network of co-authors of Ilya Ganusov

This figure shows the co-authorship network connecting the top 25 collaborators of Ilya Ganusov. A scholar is included among the top collaborators of Ilya Ganusov based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with Ilya Ganusov. Ilya Ganusov is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

Sort: Min cites: Since: Top N: Style:

14 of 14 papers shown

#	Work	Indexed citations
1	Clock Skew Scheduling: Avoiding the Runtime Cost of Mixed-Integer Linear Programming 2021 ·(unknown), (unknown), Ilya Ganusov	0
2	Agilex™ Generation of Intel® FPGAs 2020 ·Ilya Ganusov, Mahesh A. Iyer, Ning Cheng, (unknown)	13
3	Architectural Enhancements in Intel® Agilex™ FPGAs 2020 ·(unknown), Mark Wheeler, (unknown), (unknown), Martin Langhammer, (unknown), (unknown), Ilya Ganusov	26
4	A 16-nm Multiprocessing System-on-Chip Field-Programmable Gate Array Platform 2016 ·IEEE Micro ·(unknown), (unknown), Ilya Ganusov, Vinod Kathail, Vidya Rajagopalan, Ralph Wittig	21
5	Time-borrowing platform in the Xilinx UltraScale+ family of FPGAs and MPSoCs 2016 ·Ilya Ganusov, (unknown)	9
6	Automated extra pipeline analysis of applications mapped to Xilinx UltraScale+ FPGAs 2016 ·Ilya Ganusov, (unknown), (unknown), (unknown), (unknown)	6
7	UltraScale+ MPSoC and FPGA families 2015 ·(unknown), (unknown), Ilya Ganusov, Vinod Kathail, Vidya Rajagopalan, Ralph Wittig	21
8	Efficient emulation of hardware prefetchers via event-driven helper threading 2006 ·Ilya Ganusov, Martin Burtscher	23
9	Future execution 2006 ·ACM Transactions on Architecture and Code Optimization ·Ilya Ganusov, Martin Burtscher	11
10	The VPC Trace-Compression Algorithms 2005 ·IEEE Transactions on Computers ·Martin Burtscher, Ilya Ganusov, (unknown), Jian Hong Ke, Paruj Ratanaworabhan, (unknown)	49
11	Automatic Synthesis of High-Speed Processor Simulators 2005 ·Martin Burtscher, Ilya Ganusov	28
12	On the importance of optimizing the configuration of stream prefetchers 2005 ·Ilya Ganusov, Martin Burtscher	9
13	Future execution: a hardware prefetching technique for chip multiprocessors 2005 ·Ilya Ganusov, Martin Burtscher	39
14	Bridging the Processor-Memory Performance Gapwith 3D IC Technology 2005 ·IEEE Design & Test of Computers ·C.C. Liu, Ilya Ganusov, Martin Burtscher, (unknown)	221

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact