Daniel Dreps

682 total citations
56 papers, 386 citations indexed

About

Daniel Dreps is a scholar working on Electrical and Electronic Engineering, Hardware and Architecture and Computer Networks and Communications. According to data from OpenAlex, Daniel Dreps has authored 56 papers receiving a total of 386 indexed citations (citations by other indexed papers that have themselves been cited), including 52 papers in Electrical and Electronic Engineering, 15 papers in Hardware and Architecture and 11 papers in Computer Networks and Communications. Recurrent topics in Daniel Dreps's work include Electromagnetic Compatibility and Noise Suppression (24 papers), Advancements in PLL and VCO Technologies (19 papers) and 3D IC and TSV technologies (15 papers). Daniel Dreps is often cited by papers focused on Electromagnetic Compatibility and Noise Suppression (24 papers), Advancements in PLL and VCO Technologies (19 papers) and 3D IC and TSV technologies (15 papers). Daniel Dreps collaborates with scholars based in United States, Germany and Switzerland. Daniel Dreps's co-authors include Jose A. Hejase, R. Reutemann, Thomas Toifl, Michael Ruegg, Kyu Hyun Kim, Dale Becker, S.V. Rylov, Martin Schmatz, Seongwon Kim and Daniel J. Friedman and has published in prestigious journals such as IEEE Journal of Solid-State Circuits, IBM Journal of Research and Development and Journal of Electrostatics.

In The Last Decade

Daniel Dreps

51 papers receiving 356 citations

Peers — A (Enhanced Table)

Peers by citation overlap · career bar shows stage (early→late) cites · hero ref

Name h Career Trend Papers Cites
Daniel Dreps United States 9 309 132 100 38 14 56 386
Tim Edwards United States 9 399 1.3× 134 1.0× 40 0.4× 22 0.6× 10 0.7× 18 457
Patrick P. Gelsinger United States 6 168 0.5× 139 1.1× 88 0.9× 14 0.4× 10 0.7× 11 276
Chunhong Chen Canada 11 416 1.3× 139 1.1× 52 0.5× 45 1.2× 22 1.6× 45 454
Chunseok Jeong South Korea 8 216 0.7× 73 0.6× 52 0.5× 50 1.3× 10 0.7× 11 267
Rob Aitken United States 6 356 1.2× 190 1.4× 104 1.0× 42 1.1× 47 3.4× 20 451
M.K. Gowan United States 7 472 1.5× 367 2.8× 186 1.9× 36 0.9× 9 0.6× 9 597
Brian Curran Germany 13 358 1.2× 185 1.4× 83 0.8× 37 1.0× 7 0.5× 39 449
Hong-Shin Jun South Korea 8 155 0.5× 129 1.0× 76 0.8× 41 1.1× 15 1.1× 12 285
Joshua Friedrich United States 8 330 1.1× 209 1.6× 76 0.8× 57 1.5× 8 0.6× 13 391
Mango C.-T. Chao Taiwan 14 454 1.5× 335 2.5× 38 0.4× 20 0.5× 8 0.6× 78 515

Countries citing papers authored by Daniel Dreps

Since Specialization
Citations

This map shows the geographic impact of Daniel Dreps's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Daniel Dreps with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Daniel Dreps more than expected).

Fields of papers citing papers by Daniel Dreps

Since Specialization
Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Daniel Dreps. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Daniel Dreps. The network helps show where Daniel Dreps may publish in the future.

Co-authorship network of co-authors of Daniel Dreps

This figure shows the co-authorship network connecting the top 25 collaborators of Daniel Dreps. A scholar is included among the top collaborators of Daniel Dreps based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with Daniel Dreps. Daniel Dreps is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

20 of 20 papers shown
2.
Rao, Rahul, et al.. (2022). POWER10™: A 16-Core SMT8 Server Processor With 2TB/s Off-Chip Bandwidth in 7nm Technology. 2022 IEEE International Solid- State Circuits Conference (ISSCC). 48–50. 8 indexed citations
4.
Zhang, Yanyan, et al.. (2020). Signal Integrity Characterization of Channels With Asymmetric Via Stubs. 1–3. 1 indexed citations
7.
Tang, Junyan, Jose A. Hejase, Daniel Dreps, et al.. (2017). DC blocking capacitor interfacing for high speed communication buses. 1–3. 1 indexed citations
8.
Chun, Sungjun, Jose A. Hejase, Junyan Tang, et al.. (2017). Package and Printed Circuit Board Design of a 19.2 Gb/s Data Link for High-Performance Computing. 1701–1707. 8 indexed citations
10.
Hejase, Jose A., et al.. (2017). A hybrid land grid array socket connector design for achieving higher signalling data rates. 46. 1–3. 4 indexed citations
11.
Hejase, Jose A., et al.. (2016). High-speed bus signal integrity compliance using a frequency-domain model. 29–34. 3 indexed citations
12.
14.
15.
Zhang, Yulei, Ling Zhang, A. Deutsch, et al.. (2009). Design methodology of high performance on-chip global interconnect using terminated transmission-line. 451–458. 10 indexed citations
16.
Zhang, Yulei, A. Deutsch, G. Katopis, et al.. (2008). On-chip bus signaling using passive compensation. 33–36. 2 indexed citations
17.
Zhang, Ling, Wenjian Yu, Yulei Zhang, et al.. (2008). Low Power Passive Equalizer Design for Computer Memory Links. 51–56. 7 indexed citations
18.
Kim, Kyu Hyun, P. Coteus, Daniel Dreps, et al.. (2008). A 2.6mW 370MHz-to-2.5GHz Open-Loop Quadrature Clock Generator. 458–627. 26 indexed citations
19.
Voldman, Steven H., David Hui, D. Young, et al.. (2002). Silicon-on-insulator dynamic threshold ESD networks and active clamp circuitry. 29–40. 8 indexed citations
20.
Voldman, Steven H., David Hui, D. Young, et al.. (2002). Silicon-on-insulator dynamic threshold ESD networks and active clamp circuitry. Journal of Electrostatics. 54(1). 3–21. 5 indexed citations

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact

Rankless by CCL
2026