Ching-Che Chung

1.3k total citations
85 papers, 937 citations indexed

About

Ching-Che Chung is a scholar working on Electrical and Electronic Engineering, Biomedical Engineering and Computer Networks and Communications. According to data from OpenAlex, Ching-Che Chung has authored 85 papers receiving a total of 937 indexed citations (citations by other indexed papers that have themselves been cited), including 69 papers in Electrical and Electronic Engineering, 47 papers in Biomedical Engineering and 16 papers in Computer Networks and Communications. Recurrent topics in Ching-Che Chung's work include Advancements in PLL and VCO Technologies (50 papers), Analog and Mixed-Signal Circuit Design (39 papers) and Radio Frequency Integrated Circuit Design (29 papers). Ching-Che Chung is often cited by papers focused on Advancements in PLL and VCO Technologies (50 papers), Analog and Mixed-Signal Circuit Design (39 papers) and Radio Frequency Integrated Circuit Design (29 papers). Ching-Che Chung collaborates with scholars based in Taiwan, China and India. Ching-Che Chung's co-authors include Chen‐Yi Lee, Chih‐Yu Lin, Changjun Li, Chia‐Jung Yu, Yu‐Wei Lin, Kaili Lin, Chien-Ching Lin, Yu-Hsin Wang, Hsie-Chia Chang and Wei‐Ting Chen and has published in prestigious journals such as Applied Physics Letters, Sensors and IEEE Journal of Solid-State Circuits.

In The Last Decade

Ching-Che Chung

77 papers receiving 879 citations

Author Peers

Peers are selected by citation overlap in the author's most active subfields. citations · hero ref

Author Last Decade Papers Cites
Ching-Che Chung 827 503 137 115 19 85 937
Ken Chang 1.0k 1.3× 298 0.6× 71 0.5× 125 1.1× 44 2.3× 60 1.1k
Nianxiong Tan 487 0.6× 405 0.8× 71 0.5× 46 0.4× 26 1.4× 52 558
E. Alon 1.1k 1.3× 272 0.5× 139 1.0× 327 2.8× 11 0.6× 28 1.2k
G. Taylor 719 0.9× 229 0.5× 54 0.4× 188 1.6× 9 0.5× 53 788
R. Fernández 444 0.5× 395 0.8× 46 0.3× 33 0.3× 13 0.7× 71 539
Frank O’Mahony 1.5k 1.8× 321 0.6× 145 1.1× 256 2.2× 9 0.5× 50 1.6k
Young-Hyun Jun 587 0.7× 176 0.3× 129 0.9× 111 1.0× 11 0.6× 60 667
Mozhgan Mansuri 1.2k 1.5× 347 0.7× 90 0.7× 186 1.6× 7 0.4× 43 1.3k
Nicola Da Dalt 882 1.1× 359 0.7× 44 0.3× 48 0.4× 16 0.8× 36 929
John P. Uyemura 718 0.9× 280 0.6× 48 0.4× 103 0.9× 12 0.6× 19 798

Countries citing papers authored by Ching-Che Chung

Since Specialization
Citations

This map shows the geographic impact of Ching-Che Chung's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Ching-Che Chung with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Ching-Che Chung more than expected).

Fields of papers citing papers by Ching-Che Chung

Since Specialization
Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Ching-Che Chung. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Ching-Che Chung. The network helps show where Ching-Che Chung may publish in the future.

Co-authorship network of co-authors of Ching-Che Chung

This figure shows the co-authorship network connecting the top 25 collaborators of Ching-Che Chung. A scholar is included among the top collaborators of Ching-Che Chung based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with Ching-Che Chung. Ching-Che Chung is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

20 of 20 papers shown
1.
2.
3.
4.
Chung, Ching-Che, et al.. (2023). CNN Hardware Accelerator for Real-Time Bearing Fault Diagnosis. Sensors. 23(13). 5897–5897. 6 indexed citations
5.
6.
Chung, Ching-Che, et al.. (2018). An FPGA-Based Transceiver for Human Body Channel Communication Using Walsh Codes. 1–2. 6 indexed citations
7.
Chung, Ching-Che, et al.. (2016). An all-digital voltage sensor for static voltage drop measurements. 1–4. 4 indexed citations
8.
Chung, Ching-Che, et al.. (2015). A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 24(1). 408–412. 32 indexed citations
9.
Chung, Ching-Che, et al.. (2014). An all-digital phase-locked loop compiler with liberty timing files. 1–4. 5 indexed citations
10.
Chung, Ching-Che, et al.. (2012). Monotonic and low-power digitally controlled oscillator with portability for SoC applications. Electronics Letters. 48(6). 321–323. 6 indexed citations
11.
12.
Chung, Ching-Che, et al.. (2010). Fast-lock all-digital DLL and digitally-controlled phase shifter for DDR controller applications. IEICE Electronics Express. 7(9). 634–639. 5 indexed citations
13.
Chung, Ching-Che, et al.. (2007). An Ultra-Low-Power and Portable Digitally Controlled Oscillator for SoC Applications. IEEE Transactions on Circuits & Systems II Express Briefs. 54(11). 954–958. 74 indexed citations
14.
Chung, Ching-Che, et al.. (2006). A Fast-Lock-In ADPLL with High-Resolution and Low-Power DCO for SoC Applications. 105–108. 7 indexed citations
15.
Yu, Jingyi, Ching-Che Chung, Hongyun Liu, et al.. (2006). A 31.2mW UWB Baseband Transceiver with All-Digital I/Q-Mismatch Calibration and Dynamic Sampling. 236–237. 8 indexed citations
16.
Lin, Chien-Ching, Yu‐Wei Lin, Ching-Che Chung, et al.. (2005). A 480Mb/s LDPC-COFDM-based UWB baseband transceiver. 444–446. 23 indexed citations
17.
Chung, Ching-Che, et al.. (2004). A novel digitally-controlled varactor for portable delay cell design. IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences. 87(12). 3324–3326. 3 indexed citations
18.
Chung, Ching-Che & Chen‐Yi Lee. (2004). A New DLL-Based Approach for All-Digital Multiphase Clock Generation. IEEE Journal of Solid-State Circuits. 39(3). 469–475. 51 indexed citations
19.
Chung, Ching-Che & Chen‐Yi Lee. (2003). An all-digital phase-locked loop for high-speed clock generation. IEEE Journal of Solid-State Circuits. 38(2). 347–351. 156 indexed citations
20.
Chang, Hsie-Chia, Ching-Che Chung, Chien-Ching Lin, & Chen‐Yi Lee. (2002). A high speed Reed–Solomon decoder chip using inversionless decomposed architecture for Euclidean algorithm. European Solid-State Circuits Conference. 519–522. 3 indexed citations

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact

Breakdown of academic impact, for papers by Ken Chang Breakdown of academic impact, for papers by Nianxiong Tan Breakdown of academic impact, for papers by E. Alon Breakdown of academic impact, for papers by G. Taylor Breakdown of academic impact, for papers by R. Fernández Breakdown of academic impact, for papers by Frank O’Mahony Breakdown of academic impact, for papers by Young-Hyun Jun Breakdown of academic impact, for papers by Mozhgan Mansuri Breakdown of academic impact, for papers by Nicola Da Dalt Breakdown of academic impact, for papers by John P. Uyemura
Rankless by CCL
2026