Yinhe Han

3.6k total citations · 1 hit paper
188 papers, 2.4k citations indexed

About

Yinhe Han is a scholar working on Electrical and Electronic Engineering, Hardware and Architecture and Computer Networks and Communications. According to data from OpenAlex, Yinhe Han has authored 188 papers receiving a total of 2.4k indexed citations (citations by other indexed papers that have themselves been cited), including 130 papers in Electrical and Electronic Engineering, 93 papers in Hardware and Architecture and 76 papers in Computer Networks and Communications. Recurrent topics in Yinhe Han's work include Parallel Computing and Optimization Techniques (68 papers), Advanced Memory and Neural Computing (66 papers) and Interconnection Networks and Systems (48 papers). Yinhe Han is often cited by papers focused on Parallel Computing and Optimization Techniques (68 papers), Advanced Memory and Neural Computing (66 papers) and Interconnection Networks and Systems (48 papers). Yinhe Han collaborates with scholars based in China, United States and Australia. Yinhe Han's co-authors include Xiaowei Li, Ying Wang, Huawei Li, Xiaohong Chen, Guihai Yan, Jiajun Li, Binzhang Fu, Wenyan Lü, Shijun Gong and Xingqi Zou and has published in prestigious journals such as IEEE Transactions on Intelligent Transportation Systems, Neurocomputing and IEEE Transactions on Computers.

In The Last Decade

Yinhe Han

174 papers receiving 2.3k citations

Hit Papers

align trajectories

What are hit papers?

Hit papers significantly outperform the citation benchmark for their cohort. A paper qualifies if it has ≥500 total citations, achieves ≥1.5× the top-1% citation threshold for papers in the same subfield and year (this is the minimum needed to enter the top 1%, not the average within it), or reaches the top citation threshold in at least one of its specific research topics.

Breaking the von Neumann bottleneck: architecture-level processing-in-memory technology

2021 158 citations Xingqi Zou, Xiaohong Chen et al. profile →

Peers

Countries citing papers authored by Yinhe Han

Since Specialization

Citations

This map shows the geographic impact of Yinhe Han's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Yinhe Han with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Yinhe Han more than expected).

Fields of papers citing papers by Yinhe Han

Since Specialization

Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Yinhe Han. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Yinhe Han. The network helps show where Yinhe Han may publish in the future.

Co-authorship network of co-authors of Yinhe Han

This figure shows the co-authorship network connecting the top 25 collaborators of Yinhe Han. A scholar is included among the top collaborators of Yinhe Han based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with Yinhe Han. Yinhe Han is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

Sort: Min cites: Since: Top N: Style:

20 of 20 papers shown

#	Work	Indexed citations
1	ProMiner: Enhancing Locality, Parallelism, and Offloading for Graph Mining on Processing-in-Memory Systems 2025 ·IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ·Liang Yan, (unknown), (unknown), (unknown), Xingqi Zou, Yinhe Han, Xian‐He Sun	0
2	Chiplever: A Hardware–Software Co-Design Framework Toward Extension of Chiplet System for Fully Homomorphic Encryption 2025 ·IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ·(unknown), Ying Wang, Mengdi Wang, Xiaowei Li, Yinhe Han	0
3	DNA: A General Dynamic Neural Network Accelerator 2025 ·IEEE Transactions on Computers ·(unknown), Jinxin Yu, Mengdi Wang, Xiaowei Li, Yinhe Han, Ying Wang	0
4	COMET: Towards Practical W4A4KV4 LLMs Serving 2025 ·(unknown), Long Cheng, (unknown), (unknown), (unknown), Mengdi Wang, Xiaowei Li, Yinhe Han, Ying Wang	2
5	Accelerating Frequency-domain Convolutional Neural Networks Inference using FPGAs 2024 ·Yi Chen, (unknown), (unknown), Jigang Wu, (unknown), (unknown), Qingguo Zhou, Yinhe Han	1
6	FPIA: Communication-Aware Multi-Chiplet Integration With Field-Programmable Interconnect Fabric on Reusable Silicon Interposer 2024 ·IEEE Transactions on Circuits and Systems I Regular Papers ·Bo Jiao, Lei Xu, (unknown), (unknown), (unknown), Yu Wang, Jundong Zhu, (unknown), Lingli Wang, Jun Tao, Chixiao Chen, Yinhe Han, Qi Liu, Ninghui Sun, (unknown)	3
7	Drift: Leveraging Distribution-based Dynamic Precision Quantization for Efficient Deep Neural Network Acceleration 2024 ·(unknown), (unknown), (unknown), Ying Wang, Huawei Li, Xiaowei Li, Yinhe Han	2
8	The Decomposition and Combination Paradigms of Chiplet-Based Integrated Chips 2024 ·(unknown), Ying Wang, (unknown), Yutong Zhu, (unknown), (unknown), (unknown), Xiaotong Wei, (unknown), Yujie Wang, (unknown), Huawei Li, Xiaowei Li, Qi Liu, Ming Liu, Ninghui Sun, Yinhe Han	0
9	PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators 2024 ·IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ·(unknown), Xinyu Wang, Wanqian Li, Yinhe Han, (unknown)	1
10	GAS: General-Purpose In-Memory-Computing Accelerator for Sparse Matrix Multiplication 2024 ·IEEE Transactions on Computers ·(unknown), (unknown), Rui Liu, (unknown), Yinhe Han	3
11	FeCrypto: Instruction Set Architecture for Cryptographic Algorithms Based on FeFET-Based In-Memory Computing 2023 ·IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ·Rui Liu, (unknown), (unknown), Xinyu Wang, (unknown), (unknown), Yinhe Han, Minghua Tang	3
12	Frequency-Domain Inference Acceleration for Convolutional Neural Networks Using ReRAMs 2023 ·IEEE Transactions on Parallel and Distributed Systems ·(unknown), (unknown), (unknown), Jigang Wu, (unknown), (unknown), Qingguo Zhou, Yinhe Han	2
13	Integrating Two Logics Into One Crossbar Array for Logic Gate Design 2021 ·IEEE Transactions on Circuits & Systems II Express Briefs ·(unknown), (unknown), Jigang Wu, Yinhe Han, (unknown), (unknown)	5
14	Search-Free Inference Acceleration for Sparse Convolutional Neural Networks 2021 ·IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ·(unknown), (unknown), Yinhe Han, Jigang Wu, Liang Chang, (unknown), (unknown)	2
15	Defect Analysis and Parallel Testing for 3D Hybrid CMOS-Memristor Memory 2020 ·IEEE Transactions on Emerging Topics in Computing ·(unknown), (unknown), Jigang Wu, (unknown), Weizheng Wang, Shuo Cai, Yinhe Han	6
16	Architecting Effectual Computation for Machine Learning Accelerators 2019 ·IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ·Hang Lü, (unknown), Yinhe Han, Qi Wang, Huawei Li, Xiaowei Li	4
17	PIMCH: cooperative memory prefetching in processing-in-memory architecture 2018 ·Asia and South Pacific Design Automation Conference ·(unknown), Ying Wang, Yinhe Han, Xiaowei Li	5
18	PIMSim: A Flexible and Detailed Processing-in-Memory Simulator 2018 ·IEEE Computer Architecture Letters ·(unknown), Xiaohong Chen, Ying Wang, Yinhe Han, Xuehai Qian, Xiaowei Li	37
19	STT-RAM Buffer Design for Precision-Tunable General-Purpose Neural Network Accelerator 2017 ·IEEE Transactions on Very Large Scale Integration (VLSI) Systems ·(unknown), Ying Wang, Yinhe Han, Huawei Li, Yuanqing Cheng, Xiaowei Li	11
20	A clustering-based scheme for concurrent trace in debugging NoC-based multicore systems 2012 ·Design, Automation, and Test in Europe ·Jianliang Gao, Jianxin Wang, Yinhe Han, Lei Zhang, Xiaowei Li	2

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact