Jiun-Ping Wang

488 total citations
7 papers, 349 citations indexed

About

Jiun-Ping Wang is a scholar working on Electrical and Electronic Engineering, Biomedical Engineering and Hardware and Architecture. According to data from OpenAlex, Jiun-Ping Wang has authored 7 papers receiving a total of 349 indexed citations (citations by other indexed papers that have themselves been cited), including 6 papers in Electrical and Electronic Engineering, 3 papers in Biomedical Engineering and 2 papers in Hardware and Architecture. Recurrent topics in Jiun-Ping Wang's work include Low-power high-performance VLSI design (6 papers), Analog and Mixed-Signal Circuit Design (3 papers) and Embedded Systems Design Techniques (2 papers). Jiun-Ping Wang is often cited by papers focused on Low-power high-performance VLSI design (6 papers), Analog and Mixed-Signal Circuit Design (3 papers) and Embedded Systems Design Techniques (2 papers). Jiun-Ping Wang collaborates with scholars based in Taiwan. Jiun-Ping Wang's co-authors include Shiann-Rong Kuang and has published in prestigious journals such as IEEE Transactions on Circuits and Systems I Regular Papers, IEEE Transactions on Very Large Scale Integration (VLSI) Systems and IEEE Transactions on Circuits & Systems II Express Briefs.

In The Last Decade

Jiun-Ping Wang

6 papers receiving 285 citations

Peers — A (Enhanced Table)

Peers by citation overlap · career bar shows stage (early→late) cites · hero ref

Name h Career Trend Papers Cites
Jiun-Ping Wang Taiwan 5 278 120 109 106 59 7 349
B. Ramkumar United States 6 235 0.8× 120 1.0× 111 1.0× 113 1.1× 48 0.8× 13 338
Yajuan He China 11 439 1.6× 117 1.0× 133 1.2× 166 1.6× 28 0.5× 41 477
Sreehari Veeramachaneni India 10 365 1.3× 127 1.1× 107 1.0× 166 1.6× 35 0.6× 65 414
D. Villeger United States 6 382 1.4× 148 1.2× 197 1.8× 103 1.0× 22 0.4× 8 436
Braden J. Phillips Australia 10 139 0.5× 110 0.9× 75 0.7× 25 0.2× 107 1.8× 35 285
V. S. Kanchana Bhaaskaran India 13 420 1.5× 129 1.1× 162 1.5× 126 1.2× 96 1.6× 85 525
P.-M. Seidel United States 10 284 1.0× 269 2.2× 143 1.3× 74 0.7× 12 0.2× 25 353
Nikhil Jayakumar United States 12 361 1.3× 114 0.9× 184 1.7× 43 0.4× 17 0.3× 30 436
M.S. Schmookler United States 9 237 0.9× 233 1.9× 147 1.3× 44 0.4× 14 0.2× 13 319
E. Hökenek United States 8 280 1.0× 259 2.2× 178 1.6× 82 0.8× 10 0.2× 12 403

Countries citing papers authored by Jiun-Ping Wang

Since Specialization
Citations

This map shows the geographic impact of Jiun-Ping Wang's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Jiun-Ping Wang with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Jiun-Ping Wang more than expected).

Fields of papers citing papers by Jiun-Ping Wang

Since Specialization
Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Jiun-Ping Wang. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Jiun-Ping Wang. The network helps show where Jiun-Ping Wang may publish in the future.

Co-authorship network of co-authors of Jiun-Ping Wang

This figure shows the co-authorship network connecting the top 25 collaborators of Jiun-Ping Wang. A scholar is included among the top collaborators of Jiun-Ping Wang based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with Jiun-Ping Wang. Jiun-Ping Wang is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

7 of 7 papers shown
1.
Kuang, Shiann-Rong, et al.. (2012). Energy-Efficient High-Throughput Montgomery Modular Multipliers for RSA Cryptosystems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 21(11). 1999–2009. 48 indexed citations
2.
Kuang, Shiann-Rong, et al.. (2009). Variable-Latency Floating-Point Multipliers for Low-Power Applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 18(10). 1493–1497. 15 indexed citations
3.
Wang, Jiun-Ping, et al.. (2009). High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 19(1). 52–60. 94 indexed citations
4.
Kuang, Shiann-Rong & Jiun-Ping Wang. (2009). Design of Power-Efficient Configurable Booth Multiplier. IEEE Transactions on Circuits and Systems I Regular Papers. 57(3). 568–580. 53 indexed citations
5.
Kuang, Shiann-Rong, et al.. (2009). Modified Booth Multipliers With a Regular Partial Product Array. IEEE Transactions on Circuits & Systems II Express Briefs. 56(5). 404–408. 134 indexed citations
6.
Wang, Jiun-Ping & Shiann-Rong Kuang. (2007). Area-Efficient Signed Fixed-Width Multipliers with Low-Error Compensation Circuit. c 19. 157–162. 1 indexed citations
7.
Wang, Jiun-Ping, et al.. (2006). Design of Reconfigurable Low-Power Pipelined Array Multiplier. 2277–2281. 4 indexed citations

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact

Rankless by CCL
2026