J. O'Neill

743 total citations
11 papers, 293 citations indexed

About

J. O'Neill is a scholar working on Electrical and Electronic Engineering, Hardware and Architecture and Computer Networks and Communications. According to data from OpenAlex, J. O'Neill has authored 11 papers receiving a total of 293 indexed citations (citations by other indexed papers that have themselves been cited), including 7 papers in Electrical and Electronic Engineering, 4 papers in Hardware and Architecture and 3 papers in Computer Networks and Communications. Recurrent topics in J. O'Neill's work include Interconnection Networks and Systems (3 papers), Photonic and Optical Devices (3 papers) and Embedded Systems Design Techniques (3 papers). J. O'Neill is often cited by papers focused on Interconnection Networks and Systems (3 papers), Photonic and Optical Devices (3 papers) and Embedded Systems Design Techniques (3 papers). J. O'Neill collaborates with scholars based in United States, Switzerland and Canada. J. O'Neill's co-authors include P. Larsson, K. Azadet, Chris Nicol, Y.-Y. Lin, Zhenan Bao, Howard E. Katz, B. K. Crone, Ananth Dodabalapur, Rahul Sarpeshkar and R. W. Filas and has published in prestigious journals such as Journal of Applied Physics, IEEE Journal of Solid-State Circuits and Signal Processing.

In The Last Decade

J. O'Neill

10 papers receiving 266 citations

Peers — A (Enhanced Table)

Peers by citation overlap · career bar shows stage (early→late) cites · hero ref

Name	h						Papers	Cites
J. O'Neill United States	6	241	67	63	36	31	11	293
Jiyang Kang China	8	248 1.0×	29 0.4×	24 0.4×	8 0.2×	29 0.9×	19	348
Danyu Wu China	9	246 1.0×	18 0.3×	135 2.1×	9 0.3×	11 0.4×	75	298
Lih‐Yih Chiou Taiwan	9	407 1.7×	12 0.2×	104 1.7×	7 0.2×	8 0.3×	54	456
H. Soeleman United States	8	545 2.3×	19 0.3×	209 3.3×	5 0.1×	3 0.1×	11	573
P. S. Mallick India	12	491 2.0×	18 0.3×	131 2.1×	5 0.1×	13 0.4×	82	549
M. Norishima Japan	5	409 1.7×	24 0.4×	90 1.4×	14 0.4×		14	438
R. Hagelauer Germany	9	268 1.1×	6 0.1×	73 1.2×	3 0.1×	29 0.9×	47	294
Sunmean Kim South Korea	9	344 1.4×	8 0.1×	54 0.9×	9 0.3×	11 0.4×	20	388
M. Syrzycki Canada	10	286 1.2×	6 0.1×	112 1.8×	5 0.1×	3 0.1×	57	304
M. Snelgrove Canada	9	249 1.0×	35 0.5×	245 3.9×	6 0.2×		31	288

Countries citing papers authored by J. O'Neill

Since Specialization

Citations

This map shows the geographic impact of J. O'Neill's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by J. O'Neill with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites J. O'Neill more than expected).

Fields of papers citing papers by J. O'Neill

Since Specialization

Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by J. O'Neill. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by J. O'Neill. The network helps show where J. O'Neill may publish in the future.

Co-authorship network of co-authors of J. O'Neill

This figure shows the co-authorship network connecting the top 25 collaborators of J. O'Neill. A scholar is included among the top collaborators of J. O'Neill based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with J. O'Neill. J. O'Neill is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

Sort: Min cites: Since: Top N: Style:

11 of 11 papers shown

1.

O'Neill, J., et al.. (2005). A 1.5V 86mW/ch 8-channel 622-3125Mb/s/ch CMOS serdes macrocell with selectable MUX/DEMUX ratio. 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315). 2. 48–396. 3 indexed citations

2.

Oechslin, Philippe, et al.. (2003). ALI: a versatile interface chip for ATM systems. Infoscience (Ecole Polytechnique Fédérale de Lausanne). 65. 1282–1287.

3.

Yang, Fan, et al.. (2003). A 1.5 V 86 mW/ch 8-channel 622-3125 Mb/s/ch CMOS SerDes macrocell with selectable mux/demux ratio. 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315). 1. 68–445. 6 indexed citations

4.

O'Neill, J., et al.. (2002). A CMOS low-power multiple 2.5-3.125-Gb/s serial link macrocellfor high IO bandwidth network ICs. IEEE Journal of Solid-State Circuits. 37(12). 1813–1821. 26 indexed citations

5.

O'Neill, J., et al.. (2002). Embedded DRAM: an element and circuit evaluation. 32. 291–294. 4 indexed citations

6.

Crone, B. K., Ananth Dodabalapur, Rahul Sarpeshkar, et al.. (2001). Design and fabrication of organic complementary circuits. Journal of Applied Physics. 89(9). 5125–5132. 136 indexed citations

7.

Nicol, Chris, P. Larsson, K. Azadet, & J. O'Neill. (1997). A low-power 128-tap digital adaptive equalizer for broadband modems. IEEE Journal of Solid-State Circuits. 32(11). 1777–1789. 76 indexed citations

8.

Hatamian, M., et al.. (1993). A real time P*64/MPEG video encoder chip. 32–33. 34 indexed citations

9.

O'Neill, J., B. Ackland, S. Koteswara Rao, & M. Hatamian. (1993). A 200 MHz CMOS broad-band switching chip. IEEE Journal of Solid-State Circuits. 28(3). 269–275. 5 indexed citations

10.

O'Neill, J., et al.. (1992). A 200 MHz CMOS Broadband Switching Chip. 14.1.1–14.1.5. 1 indexed citations

11.

Ligtenberg, A., J. O'Neill, & Martin Vetterli. (1986). Moval: A framework for turning digital signal processing algorithms into custom chips. Signal Processing. 11(2). 119–132. 2 indexed citations

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact