H. Muljono

614 total citations
21 papers, 454 citations indexed

About

H. Muljono is a scholar working on Electrical and Electronic Engineering, Hardware and Architecture and Computer Networks and Communications. According to data from OpenAlex, H. Muljono has authored 21 papers receiving a total of 454 indexed citations (citations by other indexed papers that have themselves been cited), including 19 papers in Electrical and Electronic Engineering, 14 papers in Hardware and Architecture and 5 papers in Computer Networks and Communications. Recurrent topics in H. Muljono's work include Low-power high-performance VLSI design (11 papers), Parallel Computing and Optimization Techniques (9 papers) and Semiconductor materials and devices (6 papers). H. Muljono is often cited by papers focused on Low-power high-performance VLSI design (11 papers), Parallel Computing and Optimization Techniques (9 papers) and Semiconductor materials and devices (6 papers). H. Muljono collaborates with scholars based in United States. H. Muljono's co-authors include Stefan Rusu, Simon Tam, D. Ayers, J. Chang, B.S. Cherkauer, Eddie Wang, Tian‐Wei Huang, Wei Chen, Wei Chen and M. Rizwan Jameel Qureshi and has published in prestigious journals such as IEEE Journal of Solid-State Circuits, IEEE Micro and European Solid-State Circuits Conference.

In The Last Decade

H. Muljono

19 papers receiving 426 citations

Peers — A (Enhanced Table)

Peers by citation overlap · career bar shows stage (early→late) cites · hero ref

Name h Career Trend Papers Cites
H. Muljono United States 11 353 278 155 23 14 21 454
D. Ayers United States 8 314 0.9× 267 1.0× 147 0.9× 14 0.6× 14 1.0× 13 408
Blaine Stackhouse United States 8 309 0.9× 215 0.8× 109 0.7× 36 1.6× 10 0.7× 13 372
Larry Biro United States 7 308 0.9× 310 1.1× 173 1.1× 15 0.7× 13 0.9× 9 441
C. Svensson Sweden 7 362 1.0× 202 0.7× 122 0.8× 51 2.2× 10 0.7× 14 418
Kyung Whan Kim South Korea 6 263 0.7× 122 0.4× 117 0.8× 18 0.8× 10 0.7× 7 328
Jinuk Luke Shin United States 12 319 0.9× 270 1.0× 183 1.2× 32 1.4× 23 1.6× 24 450
Eric Fluhr United States 9 213 0.6× 160 0.6× 65 0.4× 20 0.9× 8 0.6× 17 273
Denis Dutoit France 10 197 0.6× 191 0.7× 204 1.3× 6 0.3× 29 2.1× 19 348
Daniel B. Jackson United States 6 238 0.7× 183 0.7× 94 0.6× 9 0.4× 8 0.6× 15 326
D.H. Allen United States 6 335 0.9× 176 0.6× 89 0.6× 30 1.3× 3 0.2× 9 368

Countries citing papers authored by H. Muljono

Since Specialization
Citations

This map shows the geographic impact of H. Muljono's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by H. Muljono with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites H. Muljono more than expected).

Fields of papers citing papers by H. Muljono

Since Specialization
Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by H. Muljono. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by H. Muljono. The network helps show where H. Muljono may publish in the future.

Co-authorship network of co-authors of H. Muljono

This figure shows the co-authorship network connecting the top 25 collaborators of H. Muljono. A scholar is included among the top collaborators of H. Muljono based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with H. Muljono. H. Muljono is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

20 of 20 papers shown
1.
Tam, Simon, et al.. (2018). SkyLake-SP: A 14nm 28-Core xeon® processor. 34–36. 30 indexed citations
2.
Muljono, H., et al.. (2018). Augmenting ESD and EOS physical analysis with per pin ESD and leakage DFT. 20–24. 2 indexed citations
3.
Rusu, Stefan, H. Muljono, D. Ayers, et al.. (2014). A 22 nm 15-Core Enterprise Xeon® Processor Family. IEEE Journal of Solid-State Circuits. 50(1). 35–48. 6 indexed citations
4.
Rusu, Stefan, H. Muljono, D. Ayers, et al.. (2014). 5.4 Ivytown: A 22nm 15-core enterprise Xeon® processor family. 102–103. 27 indexed citations
5.
Rusu, Stefan, et al.. (2010). A 45 nm 8-Core Enterprise Xeon¯ Processor. IEEE Journal of Solid-State Circuits. 45(1). 7–14. 92 indexed citations
6.
7.
Rusu, Stefan, et al.. (2009). Power reduction techniques for an 8-core xeon<sup>&#x00AE;</sup> processor. 340–343. 6 indexed citations
8.
Rusu, Stefan, et al.. (2009). A 45nm 8-core enterprise Xeon<sup>&#x00AE;</sup> processor. 9–12. 19 indexed citations
9.
Rusu, Stefan, et al.. (2009). A 45nm 8-core enterprise Xeon&#x00AE; processor. 56–57. 26 indexed citations
10.
Rusu, Stefan, Simon Tam, H. Muljono, et al.. (2007). A 65-nm Dual-Core Multithreaded Xeon® Processor With 16-MB L3 Cache. IEEE Journal of Solid-State Circuits. 42(1). 17–25. 77 indexed citations
11.
Rusu, Stefan, Simon Tam, H. Muljono, D. Ayers, & J. Chang. (2006). A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache. 315–324. 63 indexed citations
12.
Huang, Tian‐Wei, et al.. (2005). AC IO loopback design for high speed μprocessor IO test. 23–30. 11 indexed citations
13.
Muljono, H., et al.. (2005). A 667MT/s 10.7GB/s Multiprocessor Bus Interface. 36. 49–52.
14.
Rusu, Stefan, H. Muljono, & B.S. Cherkauer. (2004). Itanium 2 processor 6M: higher frequency and larger L3 cache. IEEE Micro. 24(2). 10–18. 26 indexed citations
15.
Rusu, Stefan, et al.. (2003). A 1.5-GHz 130-nm Itanium 2 processor with 6-MB on-die L3 cache. IEEE Journal of Solid-State Circuits. 38(11). 1887–1895. 22 indexed citations
16.
Muljono, H., et al.. (2003). A 400MT/s 6.4GB/s multiprocessor bus interface. 1. 338–339. 7 indexed citations
17.
Muljono, H., et al.. (2003). A 400-MT/s 6.4-GB/s multiprocessor bus interface. IEEE Journal of Solid-State Circuits. 38(11). 1846–1856. 10 indexed citations
18.
Rusu, Stefan, et al.. (2002). Backside infrared probing for static voltage drop and dynamic timing measurements. 276–277,. 22 indexed citations
19.
Venkataraman, Sriram, et al.. (2001). Itanium/sup TM/ Processor system bus design. IEEE Journal of Solid-State Circuits. 36(10). 1565–1573. 1 indexed citations
20.
Venkataraman, Sriram, et al.. (2000). Itanium TM processor system bus design. European Solid-State Circuits Conference. 89–92. 2 indexed citations

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact

Breakdown of academic impact, for papers by D. Ayers Breakdown of academic impact, for papers by Blaine Stackhouse Breakdown of academic impact, for papers by Larry Biro Breakdown of academic impact, for papers by C. Svensson Breakdown of academic impact, for papers by Kyung Whan Kim Breakdown of academic impact, for papers by Jinuk Luke Shin Breakdown of academic impact, for papers by Eric Fluhr Breakdown of academic impact, for papers by Denis Dutoit Breakdown of academic impact, for papers by Daniel B. Jackson Breakdown of academic impact, for papers by D.H. Allen
Rankless by CCL
2026