Giuseppe Maruccia
- Hardware and Architecture top 5%
- Embedded Systems Design Techniques 13
- Parallel Computing and Optimization Techniques 8
- VLSI and Analog Circuit Testing 3
-
- Interconnection Networks and Systems 12
-
- VLSI and FPGA Design Techniques 2
- Low-power high-performance VLSI design 1
- Co-authors
- Marcello CoppolaRiccardo LocatelliLorenzo PieralisiMiltos D. GrammatikakisM. HuebnerJürgen BeckerClaudio MucciLuca Fanucci
- Cited by
- Hardware and ArchitectureComputer Networks and CommunicationsElectronic, Optical and Magnetic Materials
- Journals
- Journal of Systems Architecture (1 paper)IEEE Design & Test of Computers (1 paper)Proceedings Design, Automation and Test in Europe Conference and Exhibition (1 paper)
In The Last Decade
Giuseppe Maruccia
13 papers receiving 283 citations
Peers
Comparison fields: 5 of 18
- Hardware and Architecture 241
- Computer Networks and Communications 279
- Electronic, Optical and Magnetic Materials 47
- Electrical and Electronic Engineering 97
- Software 5
Countries citing papers authored by Giuseppe Maruccia
This map shows the geographic impact of Giuseppe Maruccia's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Giuseppe Maruccia with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Giuseppe Maruccia more than expected).
Fields of papers citing papers by Giuseppe Maruccia
This network shows the impact of papers produced by Giuseppe Maruccia. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Giuseppe Maruccia. The network helps show where Giuseppe Maruccia may publish in the future.
Co-authorship network
The 14 scholars most cited alongside Giuseppe Maruccia, linked wherever they have co-authored with each other. Click a name or a connecting line to browse the papers they share.
All Works
| # | Work | ||
|---|---|---|---|
| 1 | 2018 | 3 | |
| 2 | A reusable coverage-driven verification environment for Network-on-Chip communication in embedded system platforms | 2009 | 9 |
| 3 | 2008 | 7 | |
| 4 | 2008 | 5 | |
| 5 | 2008 | 26 | |
| 6 | 2008 | 1 | |
| 7 | 2005 | 21 | |
| 8 | 2005 | 157 | |
| 9 | 2004 | 29 | |
| 10 | 2004 | 19 | |
| 11 | 2003 | 19 | |
| 12 | On-Chip Communication Network: User Manual V1.0.1 | 2003 | 2 |
| 13 | 2003 | 2 |
About Giuseppe Maruccia
Giuseppe Maruccia is a scholar working on Hardware and Architecture, Computer Networks and Communications and Electrical and Electronic Engineering, having authored 13 papers that have together received 300 indexed citations. Recurring topics across this work include Embedded Systems Design Techniques (13 papers), Interconnection Networks and Systems (12 papers), Parallel Computing and Optimization Techniques (8 papers), VLSI and Analog Circuit Testing (3 papers), VLSI and FPGA Design Techniques (2 papers) and Low-power high-performance VLSI design (1 paper). The work is most often cited by research in Hardware and Architecture (241 citations), Computer Networks and Communications (279 citations) and Electronic, Optical and Magnetic Materials (47 citations). Giuseppe Maruccia has collaborated with scholars based in France, Italy and Greece. Frequent co-authors include Marcello Coppola, Riccardo Locatelli, Lorenzo Pieralisi, Miltos D. Grammatikakis, M. Huebner, Jürgen Becker, Claudio Mucci, Luca Fanucci, Michele Casula and Sergio Saponara. Their work appears in journals such as Journal of Systems Architecture, IEEE Design & Test of Computers and Proceedings Design, Automation and Test in Europe Conference and Exhibition.
Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.