Assia Tria

1.5k total citations
39 papers, 644 citations indexed

About

Assia Tria is a scholar working on Hardware and Architecture, Artificial Intelligence and Electrical and Electronic Engineering. According to data from OpenAlex, Assia Tria has authored 39 papers receiving a total of 644 indexed citations (citations by other indexed papers that have themselves been cited), including 32 papers in Hardware and Architecture, 27 papers in Artificial Intelligence and 19 papers in Electrical and Electronic Engineering. Recurrent topics in Assia Tria's work include Physical Unclonable Functions (PUFs) and Hardware Security (32 papers), Cryptographic Implementations and Security (27 papers) and Integrated Circuits and Semiconductor Failure Analysis (14 papers). Assia Tria is often cited by papers focused on Physical Unclonable Functions (PUFs) and Hardware Security (32 papers), Cryptographic Implementations and Security (27 papers) and Integrated Circuits and Semiconductor Failure Analysis (14 papers). Assia Tria collaborates with scholars based in France, Switzerland and United States. Assia Tria's co-authors include Jean-Max Dutertre, Bruno Robisson, Jacques Fournier, Jessy Clédière, Jean-Baptiste Rigaud, David Naccache, Philippe Maurine, Gabriela Nicolescu, José M. Fernandez and Jean-Yves Marion and has published in prestigious journals such as IEEE Transactions on Magnetics, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems and Lecture notes in computer science.

In The Last Decade

Assia Tria

37 papers receiving 623 citations

Peers

Assia Tria

EEE

CVPR

Bruno Robisson France

Osnat Keren Israel

Philippe Maurine France

Jean-Max Dutertre France

Jacques Fournier France

Luca Breveglieri Italy

Monodeep Kar United States

Weize Yu United States

Takeshi Fujino Japan

Vladimir Rožić Belgium

Bruno Robisson France

Assia Tria

353 ×0.7

333 ×0.7

186 ×0.8

EEE

100 ×0.7

CVPR

96 ×1.0

Citations per year, relative to Assia Tria Assia Tria (= 1×) peers Bruno Robisson

Countries citing papers authored by Assia Tria

Since Specialization

Citations

This map shows the geographic impact of Assia Tria's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Assia Tria with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Assia Tria more than expected).

Fields of papers citing papers by Assia Tria

Since Specialization

Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Assia Tria. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Assia Tria. The network helps show where Assia Tria may publish in the future.

Co-authorship network of co-authors of Assia Tria

This figure shows the co-authorship network connecting the top 25 collaborators of Assia Tria. A scholar is included among the top collaborators of Assia Tria based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with Assia Tria. Assia Tria is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

Sort: Min cites: Since: Top N: Style:

20 of 20 papers shown

Michel, Jean-Philippe, et al.. (2021). Evaluation of Magnetoimpedance in Narrow NiFe/Al/NiFe Thin Films for Secured Packaging. IEEE Transactions on Magnetics. 58(2). 1–5. 3 indexed citations

Nicolescu, Gabriela, Assia Tria, José M. Fernandez, Jean-Yves Marion, & Joaquín García-Alfaro. (2021). Foundations and Practice of Security. Lecture notes in computer science. 8 indexed citations

Olivereau, Alexis, et al.. (2019). Autonomous Detection of Synchronization Attacks in the Industrial Internet Of Things. SPIRE - Sciences Po Institutional REpository. 1–9. 2 indexed citations

Fournier, Jacques, et al.. (2015). A High Efficiency Hardware Trojan Detection Technique Based on Fast SEM Imaging. Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015. 788–793. 36 indexed citations

Dutertre, Jean-Max, et al.. (2014). Efficiency of a glitch detector against electromagnetic fault injection. Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014. 1–6. 14 indexed citations

Rigaud, Jean-Baptiste, et al.. (2014). Detecting positive voltage attacks on CMOS circuits. 1–6. 4 indexed citations

Rigaud, Jean-Baptiste, et al.. (2014). Power supply glitch attacks: Design and evaluation of detection circuits. 136–141. 20 indexed citations

Dutertre, Jean-Max, et al.. (2013). From physical stresses to timing constraints violation. SPIRE - Sciences Po Institutional REpository. 3 indexed citations

Dutertre, Jean-Max, et al.. (2013). Robustness improvement of an SRAM cell against laser-induced fault injection. HAL (Le Centre pour la Communication Scientifique Directe). 5. 149–154. 5 indexed citations

10.

Dutertre, Jean-Max, et al.. (2013). Building the electrical model of the pulsed photoelectric laser stimulation of a PMOS transistor in 90nm technology. 22–27. 10 indexed citations

11.

Dutertre, Jean-Max, et al.. (2013). Differential analysis of Round-Reduced AES faulty ciphertexts. SPIRE - Sciences Po Institutional REpository. 2523. 204–211. 3 indexed citations

12.

Dutertre, Jean-Max, et al.. (2013). Fault Model Analysis of Laser-Induced Faults in SRAM Memory Cells. SPIRE - Sciences Po Institutional REpository. 89–98. 40 indexed citations

13.

Rigaud, Jean-Baptiste, et al.. (2013). Power analysis methodology for secure circuits. 102–107. 1 indexed citations

14.

Dutertre, Jean-Max, et al.. (2012). Investigation of timing constraints violation as a fault injection means. SPIRE - Sciences Po Institutional REpository. 23 indexed citations

15.

Dutertre, Jean-Max, et al.. (2012). Fault Round Modification Analysis of the advanced encryption standard. SPIRE - Sciences Po Institutional REpository. 140–145. 13 indexed citations

16.

Dutertre, Jean-Max, et al.. (2012). Building the electrical model of the Photoelectric Laser Stimulation of a PMOS transistor in 90nm technology. Microelectronics Reliability. 52(9-10). 2035–2038. 12 indexed citations

17.

Dutertre, Jean-Max, et al.. (2012). Electromagnetic Transient Faults Injection on a Hardware and a Software Implementations of AES. 7–15. 110 indexed citations

18.

Dutertre, Jean-Max, et al.. (2012). A DFA on AES Based on the Entropy of Error Distributions. 34–43. 23 indexed citations

19.

Dutertre, Jean-Max, et al.. (2011). Design of a duplicated fault-detecting AES chip and yet using clock set-up time violations to extract 13 out of 16 bytes of the secret key. SPIRE - Sciences Po Institutional REpository. 1 indexed citations

20.

Tria, Assia, et al.. (2007). Robustness of circuits under delay-induced faults : test of AES with the PAFI tool. HAL (Le Centre pour la Communication Scientifique Directe). 185–186. 3 indexed citations

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact