Yier Jin

8.5k citations
214 papers · 5.7k indexed · 3 hit papers · h-index 37

Impact in

Papers in

Yier Jin

205 papers receiving 5.5k citations

Hit Papers

Hardware Trojans 2016 · 301 citations
3012008202620142020100200300400

Peers

Yier Jin
Comparison fields: 5 of 108
  • Hardware and Architecture 3.7k
  • Signal Processing 1.3k
  • Artificial Intelligence 2.3k
  • Cellular and Molecular Neuroscience 1.2k
  • Electrical and Electronic Engineering 3.1k
Replace G. Edward Suh with:
G. Edward Suh United States
Farinaz Koushanfar United States
Marten van Dijk United States
Ramesh Karri United States
Mark Tehranipoor United States
Patrick Schaumont United States
Wayne Burleson United States
Miodrag Potkonjak United States
Ingrid Verbauwhede Belgium
Domenic Forte United States
Yier Jin relative to G. Edward Suh United States G. Edward Suh's profile →
Citations per field
00.5×
G. Edward Suh · 1×
Citations per year

Countries citing papers authored by Yier Jin

Since Specialization
Citations

This map shows the geographic impact of Yier Jin's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Yier Jin with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Yier Jin more than expected).

Fields of papers citing papers by Yier Jin

Since Specialization
Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Yier Jin. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Yier Jin. The network helps show where Yier Jin may publish in the future.

Co-authorship network

The 25 scholars most cited alongside Yier Jin, linked wherever they have co-authored with each other. Click a name or a connecting line to browse the papers they share.

Border = papers with Yier Jin Line = papers co-authored together Yier Jin links everyone, so they are left out of the graph.

All Works

20 of 20 papers shown
#Work
1 20250
2 20244
3 20246
4 20240
5 20240
6 202310
7 20232
8 202212
9 202111
10
Towards Scalable, Secure, and Smart Mission-Critical IoT Systems: Review and Vision : (Special Session Paper)
20211
11 202018
12
Breaking Secure Pairing of Bluetooth Low Energy Using Downgrade Attacks
202013
13 201817
14 20184
15 201753
16 201751
17 201636
18 2015149
19 201328
20 201334

About Yier Jin

Yier Jin is a scholar working on Hardware and Architecture, Signal Processing, Artificial Intelligence, Electrical and Electronic Engineering and Computer Networks and Communications, having authored 214 papers that have together received 5.7k indexed citations. Recurring topics across this work include Physical Unclonable Functions (PUFs) and Hardware Security (130 papers), Security and Verification in Computing (65 papers), Advanced Malware Detection Techniques (59 papers), Integrated Circuits and Semiconductor Failure Analysis (52 papers), Cryptographic Implementations and Security (48 papers), Neuroscience and Neural Engineering (22 papers), Advanced Memory and Neural Computing (20 papers) and Adversarial Robustness in Machine Learning (16 papers). The work is most often cited by research in Hardware and Architecture (3.7k citations), Signal Processing (1.3k citations), Artificial Intelligence (2.3k citations), Cellular and Molecular Neuroscience (1.2k citations) and Electrical and Electronic Engineering (3.1k citations). Yier Jin has collaborated with scholars based in United States, China and Taiwan. Frequent co-authors include Yiorgos Makris, Kaveh Shamsi, David Z. Pan, Travis Meade, Orlando Arias, Xiaolong Guo, Meng Li, Mark Tehranipoor, Zheng Zhao and Ahmad‐Reza Sadeghi. Their work appears in journals such as IEEE Transactions on Information Forensics and Security, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, ACM Transactions on Design Automation of Electronic Systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems and IEEE Design and Test.

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact

Rankless by CCL
2026