Ulrich Lauther
- Hardware and Architecture top 5%
- VLSI and Analog Circuit Testing 4
-
- Computational Geometry and Mesh Generation 4
-
- VLSI and FPGA Design Techniques 8
- 3D IC and TSV technologies 3
- Low-power high-performance VLSI design 2
-
- Digital Image Processing Techniques 2
- Graph Theory and Algorithms 2
-
- Data Management and Algorithms 2
- Cited by
- Hardware and ArchitectureComputer Graphics and Computer-Aided DesignIndustrial and Manufacturing Engineering
- Journals
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems (1 paper)Design Automation Conference (4 papers)DROPS (Schloss Dagstuhl – Leibniz Center for Informatics) (1 paper)
- Partner nations
- GermanyUnited States
In The Last Decade
Ulrich Lauther
14 papers receiving 402 citations
Peers
Comparison fields: 5 of 29
- Hardware and Architecture 230
- Computer Graphics and Computer-Aided Design 58
- Industrial and Manufacturing Engineering 72
- Electrical and Electronic Engineering 389
- Computer Networks and Communications 92
Countries citing papers authored by Ulrich Lauther
This map shows the geographic impact of Ulrich Lauther's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Ulrich Lauther with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Ulrich Lauther more than expected).
Fields of papers citing papers by Ulrich Lauther
This network shows the impact of papers produced by Ulrich Lauther. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Ulrich Lauther. The network helps show where Ulrich Lauther may publish in the future.
Co-authorship network
The 5 scholars most cited alongside Ulrich Lauther, linked wherever they have co-authored with each other. Click a name or a connecting line to browse the papers they share.
All Works
| # | Work | ||
|---|---|---|---|
| 1 | 2009 | 2 | |
| 2 | 2003 | 21 | |
| 3 | 2002 | 40 | |
| 4 | 2002 | 22 | |
| 5 | A Flow-Oriented Approach to the Placement of Boolean Networks. | 1991 | 1 |
| 6 | 1990 | 15 | |
| 7 | 1983 | 5 | |
| 8 | 1983 | 4 | |
| 9 | 1981 | 53 | |
| 10 | 1981 | 45 | |
| 11 | 1980 | 15 | |
| 12 | 1979 | 126 | |
| 13 | 1979 | 94 | |
| 14 | 1977 | 6 |
About Ulrich Lauther
Ulrich Lauther is a scholar working on Computer Graphics and Computer-Aided Design, Hardware and Architecture and Computer Vision and Pattern Recognition, having authored 14 papers that have together received 449 indexed citations. Recurring topics across this work include VLSI and FPGA Design Techniques (8 papers), Computational Geometry and Mesh Generation (4 papers), VLSI and Analog Circuit Testing (4 papers), 3D IC and TSV technologies (3 papers), Digital Image Processing Techniques (2 papers), Graph Theory and Algorithms (2 papers), Low-power high-performance VLSI design (2 papers) and Data Management and Algorithms (2 papers). The work is most often cited by research in Hardware and Architecture (230 citations), Computer Graphics and Computer-Aided Design (58 citations) and Industrial and Manufacturing Engineering (72 citations). Ulrich Lauther has collaborated with scholars based in Germany and United States. Frequent co-authors include Thomas Winter, Uwe Clausen, Cynthia Barnhart, Rolf H. Möhring and Massoud Pedram. Their work appears in journals such as IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Design Automation Conference and DROPS (Schloss Dagstuhl – Leibniz Center for Informatics).
Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.