P. Raha

509 total citations
12 papers, 381 citations indexed

About

P. Raha is a scholar working on Electrical and Electronic Engineering, Hardware and Architecture and Infectious Diseases. According to data from OpenAlex, P. Raha has authored 12 papers receiving a total of 381 indexed citations (citations by other indexed papers that have themselves been cited), including 12 papers in Electrical and Electronic Engineering, 2 papers in Hardware and Architecture and 0 papers in Infectious Diseases. Recurrent topics in P. Raha's work include Electrostatic Discharge in Electronics (10 papers), Semiconductor materials and devices (6 papers) and Advancements in Semiconductor Devices and Circuit Design (5 papers). P. Raha is often cited by papers focused on Electrostatic Discharge in Electronics (10 papers), Semiconductor materials and devices (6 papers) and Advancements in Semiconductor Devices and Circuit Design (5 papers). P. Raha collaborates with scholars based in United States. P. Raha's co-authors include Elyse Rosenbaum, Vishal Gupta, Gabriel A. Rincόn‐Mora, Sung-Mo Kang, Chin-Chi Teng, S. Ramaswamy, James W. Miller, Jeremy C. Smith, A. Amerasekera and Baher Haroun and has published in prestigious journals such as IEEE Transactions on Electron Devices, IEEE Electron Device Letters and IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

In The Last Decade

P. Raha

12 papers receiving 336 citations

Peers — A (Enhanced Table)

Peers by citation overlap · career bar shows stage (early→late) cites · hero ref

Name	h						Papers	Cites
P. Raha United States	9	372	136	26	14	14	12	381
F. Horiguchi Japan	11	439 1.2×	80 0.6×	13 0.5×	28 2.0×	15 1.1×	35	454
Ickjin Kwon South Korea	11	542 1.5×	99 0.7×	12 0.5×	25 1.8×	5 0.4×	47	552
Debashis Mandal United States	12	406 1.1×	222 1.6×	21 0.8×	19 1.4×	5 0.4×	38	430
Wei‐Zen Chen Taiwan	14	592 1.6×	185 1.4×	51 2.0×	12 0.9×	3 0.2×	50	606
Boyu Hu United States	10	256 0.7×	90 0.7×	4 0.2×	12 0.9×	14 1.0×	30	278
Stephen T. Kim United States	8	305 0.8×	125 0.9×	35 1.3×	27 1.9×	2 0.1×	8	314
Mina Danesh Netherlands	9	421 1.1×	91 0.7×	6 0.2×	40 2.9×	8 0.6×	19	431
K. C. Ting Taiwan	8	267 0.7×	43 0.3×	52 2.0×	12 0.9×	14 1.0×	10	317
Yoichiro Kurita Japan	9	374 1.0×	67 0.5×	18 0.7×	19 1.4×	7 0.5×	32	387
Richard Blanchard United States	7	405 1.1×	46 0.3×	5 0.2×	13 0.9×	8 0.6×	16	439

Countries citing papers authored by P. Raha

Since Specialization

Citations

This map shows the geographic impact of P. Raha's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by P. Raha with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites P. Raha more than expected).

Fields of papers citing papers by P. Raha

Since Specialization

Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by P. Raha. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by P. Raha. The network helps show where P. Raha may publish in the future.

Co-authorship network of co-authors of P. Raha

This figure shows the co-authorship network connecting the top 25 collaborators of P. Raha. A scholar is included among the top collaborators of P. Raha based on the total number of citations received by their joint publications. Widths of edges represent the number of papers authors have co-authored together. Node borders signify the number of papers an author published with P. Raha. P. Raha is excluded from the visualization to improve readability, since they are connected to all nodes in the network.

All Works

Sort: Min cites: Since: Top N: Style:

12 of 12 papers shown

Gupta, Vishal, Gabriel A. Rincόn‐Mora, & P. Raha. (2004). Analysis and design of monolithic, high PSR, linear regulators for SoC applications. 311–315. 139 indexed citations

Raha, P.. (2004). A 0.6-4.2V low-power configurable PLL architecture for 6 GHz-300 MHz applications in a 90 nm CMOS process. 232–235. 20 indexed citations

Raha, P., et al.. (2003). A robust digital delay line architecture in a 0.13 μm CMOS technology node for reduced design and process sensitivities. 148–153. 25 indexed citations

Raha, P., et al.. (1999). EOS/ESD reliability of partially depleted SOI technology. IEEE Transactions on Electron Devices. 46(2). 429–431. 8 indexed citations

Raha, P., Jeremy C. Smith, James W. Miller, & Elyse Rosenbaum. (1998). ESD robustness prediction and protection device design in partially depleted SOI technology. Microelectronics Reliability. 38(11). 1723–1731. 2 indexed citations

Raha, P., et al.. (1998). ILLIADS-T: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 17(8). 668–681. 107 indexed citations

Raha, P.. (1998). Modeling, Simulation and Design of EOS/ESD Protection Devices and Circuits in Silicon-on-Insulator Technology. 1 indexed citations

Raha, P., Jeremy C. Smith, James W. Miller, & Elyse Rosenbaum. (1997). Prediction of ESD protection levels and novel protection devices in thin film SOI technology. Electrical Overstress/Electrostatic Discharge Symposium. 356–365. 9 indexed citations

Raha, P., James W. Miller, & Elyse Rosenbaum. (1997). Time-dependent snapback in thin-film SOI MOSFET's. IEEE Electron Device Letters. 18(11). 509–511. 11 indexed citations

10.

Raha, P., S. Ramaswamy, & Elyse Rosenbaum. (1997). Heat flow analysis for EOS/ESD protection device design in SOI technology. IEEE Transactions on Electron Devices. 44(3). 464–471. 27 indexed citations

11.

Raha, P., Jeremy C. Smith, James W. Miller, & Elyse Rosenbaum. (1997). Prediction Of ESD Protection Levels Devices In Thin Film SOI And Novel Protection Devices in thin film SOI Technology. 356–365. 7 indexed citations

12.

Ramaswamy, S., et al.. (1995). EOS/ESD protection circuit design for deep submicron SOI technology. 32. 212–217. 25 indexed citations

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact