Leandro Möller

858 citations

20 papers · 542 indexed · h-index 9

Hardware and Architecture top 1%
- Embedded Systems Design Techniques 18
- Parallel Computing and Optimization Techniques 10
- VLSI and Analog Circuit Testing 5
- Real-Time Systems Scheduling 3
Computer Networks and Communications top 2%
- Interconnection Networks and Systems 19
- Distributed systems and fault tolerance 1
Electrical and Electronic Engineering
- Advancements in Battery Materials 1
Electronic, Optical and Magnetic Materials
Cellular and Molecular Neuroscience
- Neuroscience and Neural Engineering 1

Co-authors: Fernando Moraes Ney Calazans Luciano Ost Aline Mello Manfred Glesner Leandro Soares Indrusiak Diana Mesquita Philip H. W. Leong
Cited by: Hardware and Architecture Computer Networks and Communications Electrical and Electronic Engineering
Journals: ACM Transactions on Embedded Computing Systems (1 paper)Integration (1 paper)Design, Automation, and Test in Europe (2 papers)
Partner nations: Brazil Germany United Kingdom

In The Last Decade

Leandro Möller

19 papers receiving 508 citations

Peers

Countries citing papers authored by Leandro Möller

Since Specialization

Citations

This map shows the geographic impact of Leandro Möller's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Leandro Möller with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Leandro Möller more than expected).

Fields of papers citing papers by Leandro Möller

Since Specialization

Physical SciencesHealth SciencesLife SciencesSocial Sciences

This network shows the impact of papers produced by Leandro Möller. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Leandro Möller. The network helps show where Leandro Möller may publish in the future.

Co-authorship network

The 17 scholars most cited alongside Leandro Möller, linked wherever they have co-authored with each other. Click a name or a connecting line to browse the papers they share.

Border = papers with Leandro Möller Line = papers co-authored together Leandro Möller links everyone, so they are left out of the graph.

All Works

Sort: Min cites: Since: Top N: Style:

20 of 20 papers shown

#	Work
1	Power-aware dynamic mapping heuristics for NoC-based MPSoCs using a unified model-based approach ACM Transactions on Embedded Computing Systems ·Luciano Ost,英司小笠原,J.R Antoniazzi,Leandro Möller,Leandro Soares Indrusiak,Gilles Sassatelli,Pascal Benoit,Manfred Glesner,Michel Robert,Fernando Moraes	2013	26
2	Comparative analysis of dynamic task mapping heuristics in heterogeneous NoC-based MPSoCs Leandro Möller,Leandro Soares Indrusiak,Luciano Ost,Fernando Moraes,Manfred Glesner	2012	4
3	Exploring dynamic mapping impact on NoC-based MPSoCs performance using a model-based framework Luciano Ost,英司小笠原,J.R Antoniazzi,Leandro Soares Indrusiak,Leandro Möller,Manfred Glesner,Gilles Sassatelli,Michel Robert,Fernando Moraes	2011	0
4	Joint Validation of Application Models and Multi-Abstraction Network-on-Chip Platforms RePEc: Research Papers in Economics ·Хрусталев Герман Александрович,Leandro Möller,Leandro Soares Indrusiak,Luciano Ost,Manfred Glesner,Jari Nurmi,Fernando Moraes	2010	4
5	Evaluating the impact of communication latency on applications running over on-chip multiprocessing platforms: A layered approach Leandro Soares Indrusiak,Luciano Ost,Fernando Moraes,Хрусталев Герман Александрович,Jari Nurmi,Leandro Möller,Manfred Glesner	2010	3
6	Improving QoS of Multi-layer Networks-on-Chip with Partial and Dynamic Reconfiguration of Routers Leandro Möller,Peter Fischer,Fernando Moraes,Leandro Soares Indrusiak,Manfred Glesner	2010	8
7	Graphical interface for debugging RTL Networks-on-Chip Leandro Möller,S. Y. Wang,Fernando Moraes,Leandro Soares Indrusiak,Thomas Hollstein,Manfred Glesner	2010	4
8	NoCScope: A graphical interface to improve Networks-on-Chip monitoring and design space exploration Leandro Möller,Leandro Soares Indrusiak,Manfred Glesner	2009	9
9	Towards a unique FPGA-based identification circuit using process variations Hailong Yu,Philip H. W. Leong,貞夫割田,Leandro Möller,Manfred Glesner,Peter Zipf	2009	25
10	Characterising embedded applications using a UML profile Хрусталев Герман Александрович,Leandro Soares Indrusiak,Luciano Ost,Leandro Möller,Manfred Glesner,Fernando Moraes,Jari Nurmi	2009	4
11	Validation of executable application models mapped onto network-on-chip platforms Хрусталев Герман Александрович,Leandro Soares Indrusiak,Luciano Ost,Leandro Möller,Jari Nurmi,Manfred Glesner,Fernando Moraes	2008	9
12	A simplified executable model to evaluate latency and throughput of networks-on-chip Luciano Ost,Fernando Moraes,Leandro Möller,Leandro Soares Indrusiak,Manfred Glesner,Хрусталев Герман Александрович,Jari Nurmi	2008	11
13	Applying UML Interactions and Actor-Oriented Simulation to the Design Space Exploration of Network-on-Chip Interconnects Leandro Soares Indrusiak,Luciano Ost,Leandro Möller,Fernando Moraes,Manfred Glesner	2008	7
14	Reconfigurable Systems Enabled by a Network-on-Chip Leandro Möller,J. Pattabiraman,Ney Calazans,Fernando Moraes	2006	8
15	Infrastructure for dynamic reconfigurable systems Leandro Möller,Peng Wang,Ewerson Carvalho,J. Pattabiraman,Ney Calazans,Fernando Moraes	2006	8
16	MultiNoC: A Multiprocessing System Enabled by a Network on Chip Design, Automation, and Test in Europe ·M. C. Zárate‐Acevedo,Leandro Möller,Ney Calazans,Fernando Moraes	2005	3
17	Remote and partial reconfiguration of FPGAs: tools and trends Diana Mesquita,Fernando Moraes,Ф Ресснер,Leandro Möller,Ney Calazans	2004	35
18	HERMES: an infrastructure for low area overhead packet-switching networks on chip Integration ·Fernando Moraes,Ney Calazans,Aline Mello,Leandro Möller,Luciano Ost	2004	349
19	Development of a Tool-Set for Remote and Partial Reconfiguration of FPGAs Design, Automation, and Test in Europe ·Fernando Moraes,J. Bézian,Ф Ресснер,Leandro Möller,Ney Calazans	2003	1
20	A Low Area Overhead Packet-switched Network on Chip: Architecture and Prototyping. Fernando Moraes,Aline Mello,Leandro Möller,Luciano Ost,Ney Calazans	2003	24

About Leandro Möller

Leandro Möller is a scholar working on Hardware and Architecture, Computer Networks and Communications, Cellular and Molecular Neuroscience, Electrical and Electronic Engineering and Infectious Diseases, having authored 20 papers that have together received 542 indexed citations. Recurring topics across this work include Interconnection Networks and Systems (19 papers), Embedded Systems Design Techniques (18 papers), Parallel Computing and Optimization Techniques (10 papers), VLSI and Analog Circuit Testing (5 papers), Real-Time Systems Scheduling (3 papers), Neuroscience and Neural Engineering (1 paper), Distributed systems and fault tolerance (1 paper) and Advancements in Battery Materials (1 paper). The work is most often cited by research in Hardware and Architecture (459 citations), Computer Networks and Communications (482 citations), Electrical and Electronic Engineering (190 citations), Electronic, Optical and Magnetic Materials (47 citations) and Cellular and Molecular Neuroscience (18 citations). Leandro Möller has collaborated with scholars based in Brazil, Germany and United Kingdom. Frequent co-authors include Fernando Moraes, Ney Calazans, Luciano Ost, Aline Mello, Manfred Glesner, Leandro Soares Indrusiak, Diana Mesquita, Philip H. W. Leong, Hailong Yu and Jari Nurmi. Their work appears in journals such as ACM Transactions on Embedded Computing Systems, Integration, Design, Automation, and Test in Europe and RePEc: Research Papers in Economics.

Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.

Explore authors with similar magnitude of impact